Surbhi Jangid

Product Engineer

India1 yr 10 mos experience

Key Highlights

  • Proficient in C++ and Data Structures.
  • Hands-on experience with EDA tools at Synopsys.
  • Strong foundation in algorithms and OOP principles.
Stackforce AI infers this person is a C++ developer with experience in EDA tools, suitable for software development roles.

Contact

surbhijangid786@gmail.comLinkedIn

Skills

Core Skills

Verilog

Other Skills

Synopsys toolsCommunicationHTMLCascading Style Sheets (CSS)vcs store managementtest debugObject-Oriented Programming (OOP)AlgorithmsLinuxPython (Programming Language)C (Programming Language)C++Data StructuresJavaScriptJava

About

C++ developer with strong knowledge of Data Structures and STL, aiming to leverage technical skills in a dynamic software development environment to drive impactful results.

Experience

1 yr 10 mos
Total Experience
1 yr 10 mos
Average Tenure
1 yr 10 mos
Current Experience

Keysight technologies

R&D

Aug 2024 – Present · 1 yr 10 mos · Gurugram, Haryana, India · On-site

Synopsys inc

Technical Intern

Jan 2023 – Feb 2024 · 1 yr 1 mo · Noida, Uttar Pradesh, India

  • EDA R&D technical intern
VerilogSynopsys tools

Education

National Institute of Technology, Kurukshetra, Haryana

Master of Technology - MTech — Computer Science

Aug 2021 – Jun 2023

Sri Balaji College of Education

Bachelor of Technology — Computer Science

Stackforce found 100+ more professionals with Verilog

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization