Sudha Rani G

DevOps Engineer

Bengaluru, Karnataka, India13 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in RTL design and verification.
  • Proficient in automation scripting for complex systems.
  • Strong background in embedded systems architecture.
Stackforce AI infers this person is a highly skilled professional in semiconductor design and verification, specializing in RTL methodologies.

Contact

LinkedIn

Skills

Other Skills

VerilogRTL DesignRTL VerificationRTL and Netlist simulation debuggingAutomation scriptingArm CR4 and CA7 top level architectureSystem verilog and UVM basicsAXI protocolNIC and CCI IP basicsEmbedded Systems

Experience

13 yrs 10 mos
Total Experience
4 yrs 7 mos
Average Tenure
10 yrs 9 mos
Current Experience

Cadence

4 roles

Sr Principal Solutions engineer

Promoted

Jan 2026 – Present · 5 mos

Principal Software Engineer

Promoted

Oct 2020 – Present · 5 yrs 8 mos

Lead Solutions Engineer

Promoted

Jul 2017 – Oct 2020 · 3 yrs 3 mos

Solutions Engineer II

Sep 2015 – Jul 2017 · 1 yr 10 mos

  • HYBRID RTL Design and Verification

Broadcom

IC Design Engineer

Jun 2014 – Sep 2015 · 1 yr 3 mos · Bengaluru Area, India

  • SoC RTL Design and Verification

Ittiam systems

Engineer

Jul 2012 – May 2014 · 1 yr 10 mos · Bangalore

  • PHY IP Design and Verification

Education

Ramaiah Institute Of Technology

Bachelor's Degree — Electronics and communications

Jan 2008 – Jan 2012

Stackforce found 100+ more professionals with Verilog & RTL Design

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization