Sambasiva Parusu

Software Engineer

Hyderabad, Telangana, India3 yrs experience
Highly Stable

Key Highlights

  • Experienced in Python and Verilog for product validation.
  • Strong analytical skills demonstrated during internship.
  • Proficient in debugging and automation tools.
Stackforce AI infers this person is a Hardware Emulation Engineer with strong skills in product validation and debugging.

Contact

LinkedIn

Skills

Core Skills

Python (programming Language)VerilogDebuggingAnalytical Skills

Other Skills

C++SystemVerilogShell ScriptingCshZEBUTCLHardware EmulationAutomationLinuxPerlBashMakefileProblem SolvingEngineeringNI Multisim

Experience

3 yrs
Total Experience
3 yrs
Average Tenure
3 yrs
Current Experience

Synopsys inc

2 roles

Senior Application Engineer

Promoted

Feb 2025 – Present · 1 yr 4 mos

Python (Programming Language)Verilog

Application Engineer

Jun 2023 – Feb 2025 · 1 yr 8 mos

DebuggingC++

Synopsys ind pvt ltd

Intern

Jul 2022 – Jun 2023 · 11 mos · Hyderabad, Telangana, India · On-site

  • Working as an Intern at Synopsys from July 2002 in the role of product validation.
Analytical SkillsDebugging

Education

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

Bachelor of Technology - BTech

Aug 2019 – May 2023

Stackforce found 100+ more professionals with Python (programming Language) & Verilog

Explore similar profiles based on matching skills and experience

RK

Rithesh kumar

Technical Analyst

at Prasanna Technologies Pvt Ltd

Mangaluru, India1 yr 1 mo exp
Cloud InfrastructureDevOps
HK

Haritha K

Engineer

at Qualcomm

Karur, India3 yrs 5 mos exp
Embedded COperating Systems
SA

Shandeep Arya

Senior Verification Engineer

at Mirafra Technologies

Bengaluru, India7 yrs 9 mos exp
Design verification EngineerUniversal Verification Methodology (UVM)
RR

Roopesh Reddy C

Sr Assoc Data Engineer

at AT&T

Bengaluru, India3 yrs 5 mos exp
Data EngineeringData Processing
RM

Rupali Mahant

PHD Scholar

at Indian Institute of Technology, Ropar

Punjab, India11 mos exp
Analog chip designVLSI
SG

S K GUPTA

Staff ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India7 yrs 10 mos exp
VV

Vladimir Sebastian Villamizar Anaya

Backend Engineer

at Silia

Bucaramanga, Colombia3 yrs 4 mos exp
ReactNext.jsC++SystemVerilogDjango
KM

KAIWALYA MUTYALWAR

ASIC Digital Design Engineer

at Synopsys Inc

Hyderabad, India6 yrs 2 mos exp
VerilogC++