Rupali Mahant

Co-Founder

Punjab, India11 mos experience

Key Highlights

  • PhD scholar specializing in VLSI and Nano-electronics.
  • Proficient in multiple EDA tools and methodologies.
  • Strong foundation in analog chip design and verification.
Stackforce AI infers this person is a VLSI and Nano-electronics specialist with expertise in analog chip design.

Contact

LinkedIn

Skills

Core Skills

Analog Chip DesignVlsi

Other Skills

RTL to GDSSchematic to Gds IIRTL to GDS IISchematic CaptureDesign Rule Checking (DRC)Layout Versus Schematic (LVS)VerilogSystemVerilogUniversal Verification Methodology (UVM)Physical DesignCadence VirtuosoXilinx VivadoEDAC (Programming Language)HTML

Experience

11 mos
Total Experience
11 mos
Average Tenure
11 mos
Current Experience

Indian institute of technology, ropar

PHD Scholar

Jul 2025 – Present · 11 mos · India

Analog chip designRTL to GDSSchematic to Gds IIRTL to GDS IISchematic CaptureDesign Rule Checking (DRC)+9

Education

Indian Institute of Technology, Ropar

Doctor of Philosophy - PhD — Nanoelectrinics

Jul 2025 – Present

Shri G S Institute of Technology & Science

Master of Technology - MTech — Microelectronics and vlsi Design

Aug 2023 – May 2025

Shri G S Institute of Technology & Science

Jan 2023 – Jan 2025

Acropolis Group of Institutions

Bachelor of Technology - BTech

Aug 2019 – May 2023

Stackforce found 100+ more professionals with Analog Chip Design & Vlsi

Explore similar profiles based on matching skills and experience

CC

Chaitanya Chandra Devadiga

Analyst Trainee

at Deloitte

Bengaluru North, India2 yrs 5 mos exp
NB

Naveen Batra

Architect

at Synopsys Inc

India20 yrs 10 mos exp
Memory Compiler DevelopmentProject ManagementMemory DesignCustomer Support
MP

Manjunatha Visweswaraiah, PhD

Principal Engineer

at Siemens EDA (Siemens Digital Industries Software)

Bengaluru, India23 yrs 9 mos exp
DFTPower Analysis
RV

Roushan verma

Staff Design Engineer

at Micron Technology

Hyderabad, India10 yrs 5 mos exp
ASIC Layout DesignLow-power DesignDigital Electronics
MR

Megana Rao

Yield Engineer

at GlobalFoundries

Mumbai, India4 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
VG

Vasudev Manjunath Gouda 🇮🇳

Staff Engineer

at Synopsys Inc

Bengaluru, India13 yrs 6 mos exp
EDAAutomationVLSI CAD
AP

Amankumar Purohit

Applications Engineering, Sr Engineer

at Synopsys Inc

Bengaluru, India2 yrs 10 mos exp
VerilogRTL DesignDigital IC Design
HA

HARINADH A.

Application Engineer

at Synopsys Inc

Bengaluru, India11 mos exp
Application engineer