Anusha Yadav

Software Engineer

Delhi, India4 yrs 9 mos experience
Highly Stable

Key Highlights

  • 4 years of experience in verification and validation.
  • Expertise in onsite testing and troubleshooting.
  • Strong leadership skills in team management.
Stackforce AI infers this person is a Verification and Validation Engineer in the Semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Verification And Validation (v&v)VerilogHdl Designer

Other Skills

Team LeadershipUnit regression testingOnsite TestingVC SpyglassClock domain crossingReset Domain CrossingLintingSpyglassLinuxSDCSGDCTCLSchematic debugSynopsys Design CompilerAutomation

About

Static Verification & Validation | Onsite Testing | RTL Design | Release Migration | Documentation Tools & Skills: Verilog, SystemVerilog, Spyglass, VC Spyglass, LINT, CDC, RDC, CSH Scripting Dynamic, analytical and highly motivated individual having strong testing and troubleshooting skills with a knack for innovative customer-driven solutions and expertise in Onsite Testing. I have an experience of 4 years in CDC, RDC, Lint qualification using VC Spyglass and Spygalss.

Experience

4 yrs 9 mos
Total Experience
4 yrs 9 mos
Average Tenure
4 yrs 9 mos
Current Experience

Synopsys inc

3 roles

Sr Verification/Validation Engineer

Promoted

Dec 2023 – Present · 2 yrs 6 mos · Noida, Uttar Pradesh, India

Team LeadershipVerilogVerification and Validation (V&V)

Application Engineer 1

Sep 2021 – Dec 2023 · 2 yrs 3 mos · Noida, Uttar Pradesh, India

Unit regression testingHDL DesignerVerification and Validation (V&V)

Intern (Technical Engineering)

Jul 2021 – Sep 2021 · 2 mos · Noida, Uttar Pradesh, India

Lutron gl sales and services private limited

Intern

Feb 2021 – Jun 2021 · 4 mos · Gurugram, Haryana, India

Education

J.C. Bose University of Science and Technology, YMCA

B. Tech

Jan 2017 – Jan 2021

Modern Delhi Public School - India

CBSE 12th — Science stream

Jan 2015 – Jan 2017

St Anthony's Senior Seconday School

CBSE 10th

Jan 2003 – Jan 2015

Stackforce found 100+ more professionals with Verification And Validation (v&v) & Verilog

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization