Thanh Nguyen

Software Engineer

San Jose, California, United States11 yrs 1 mo experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in hardware emulation and validation
Proficient in EMC/EMI testing methodologies
Strong cross-functional collaboration skills

Stackforce AI infers this person is a Hardware Engineering Specialist with expertise in EMC/EMI testing and hardware emulation.

Contact

Skills

Core Skills

Hardware EmulationCross-functional CollaborationEmc/emi TestingHigh Speed CharacterizationSystem ValidationEmi/emc Testing

Other Skills

HW emulator platformemulation infrastructurechip level emulation modelsemulation methodologysimulation based design verificationemissions testingImmunity testingConducted RF EmissionsRadiated RF EmissionsConducted Transient EmissionsESD testingMagnetic Field Emissionshigh speed transceiver validationprotocol complianceevaluate High Speed IP

Experience

11 yrs 1 mo

Total Experience

2 yrs 2 mos

Average Tenure

4 yrs 9 mos

Current Experience

Synopsys inc

Senior Hardware Engineer

Sep 2021 – Present · 4 yrs 9 mos · Mountain View, CA

Technical knowledge and proficiency working with industry-standard HW emulator platform: Haps, EP, Zebu.
Own and maintain emulation infrastructure.
Own and maintain chip level emulation models for validating different subsystems within a networking chip.
Work with vendors on hardware and tool issues on a need basis.
Enhance emulation methodology for robustness, test throughput, portability and debuggability.
Work cross functional with simulation, firmware and software test team to validate the chip pre-silicon. Support SW test bring up and debug on hardware emulator, collaborate with hardware design team to triage and fix design issues.
Leverage understanding of simulation based design verification flows to help emulation test-planning and execution.
Work cross functional with simulation, firmware and software test team to repro failures seen in real silicon on the emulator.

HW emulator platformemulation infrastructurechip level emulation modelsemulation methodologycross functional collaborationsimulation based design verification+2

Apple

EMC/EMI Design and Test Engineer

Oct 2020 – Sep 2021 · 11 mos · Cupertino, California, United States

Hands on-experience with emissions and Immunity testing, including Conducted RF Emissions/ Immunity, Radiated RF Emissions/ Immunity, Conducted Transient Emissions, ESD, Magnetic Field Emissions.

emissions testingImmunity testingConducted RF EmissionsRadiated RF EmissionsConducted Transient EmissionsESD testing+2

Micron technology

High Speed Characterization Engineer

Mar 2019 – Jun 2020 · 1 yr 3 mos · San Jose, California, United States

Define methodologies for validating high speed transceiver blocks
Ensure transceiver meets protocol compliance requirements for standards such as PCIe, UFS
Evaluate High Speed IP from external vendors and internally developed sources
Work with Design and Architecture teams to correlate silicon performance with simulations
Review PCB design for high speed transceiver characterization boards

high speed transceiver validationprotocol complianceevaluate High Speed IPcorrelate silicon performancePCB design reviewHigh Speed Characterization

Intel corporation

System Validation Engineer

May 2018 – Mar 2019 · 10 mos · Santa Clara County, California, United States

Experience of Intel computer architecture able to setup systems, replace parts/ components, patching/flashing firmware, drivers etc., can debug/resolve system boot and configuration issues. Familiar with Windows / Linux OS installation, kernel patch installation, configure system as per specification able to run tests as per the test specification, perform first level triage, high level validation of test result correctness.

Intel computer architecturesystem setupdebuggingWindows/Linux OS installationfirmware patchingSystem Validation