Masahiro Fujita

Software Engineer

Setagaya, Tokyo, Japan2 yrs 1 mo experience
AI ML PractitionerHighly Stable

Key Highlights

  • Expert in ASIC Digital Design and SystemVerilog.
  • Strong background in project management and leadership.
  • Experience in cutting-edge technologies like Silicon Photonics.
Stackforce AI infers this person is a semiconductor design engineer with expertise in ASIC development and project management.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)SystemverilogVerilogProject Management

Other Skills

UVMData AnnotationArtificial Intelligence (AI)FPGAGitHubSilicon PhotonicsFerroelectricsWebコンテンツ制作Organizational LeadershipmarkdownC (Programming Language)Python (Programming Language)翻訳

Experience

2 yrs 1 mo
Total Experience
2 yrs 1 mo
Average Tenure
2 yrs 1 mo
Current Experience

Synopsys inc

2 roles

ASIC Digital Design, Sr Engineer

Promoted

May 2026 – Present · 1 mo · Tokyo, Japan · On-site

SystemVerilogVerilogUVMApplication-Specific Integrated Circuits (ASIC)Data AnnotationArtificial Intelligence (AI)+5

ASIC Digital Design, Engineer

Apr 2024 – Apr 2026 · 2 yrs · Tokyo, Japan · On-site

UVMVerilogApplication-Specific Integrated Circuits (ASIC)

東京大学

utelecon supporter

Jun 2022 – Mar 2024 · 1 yr 9 mos · Remote

Project ManagementWebコンテンツ制作

Education

The University of Tokyo

Master of Engineering - MEng — Electrical Engineering and Information Systems

Apr 2022 – Mar 2024

The University of Tokyo

Bachelor of Engineering - BE

Apr 2018 – Mar 2022

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Systemverilog

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization