Megana Rao

Product Engineer

Mumbai, Maharashtra, India4 mos experience

Key Highlights

  • Experienced in Physical Design and ASIC development.
  • Proficient with Synopsys tools for design verification.
  • Strong background in VLSI and timing analysis.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and ASIC technologies.

Contact

LinkedIn

Skills

Core Skills

Physical DesignApplication-specific Integrated Circuits (asic)

Other Skills

Static Timing AnalysisVery-Large-Scale Integration (VLSI)Design Rule Checking (DRC)Synopsys toolsSynopsys IC CompilerTCLSynopsys PrimetimeMATLABArduino IDENI MultisimNI LabVIEWPacket Tracer

Experience

4 mos
Total Experience
4 mos
Average Tenure
4 mos
Current Experience

Globalfoundries

Yield Engineer

Feb 2026 – Present · 4 mos · Bengaluru, Karnataka, India

Synopsys inc

Application Engineer

May 2024 – Aug 2025 · 1 yr 3 mos · Hyderabad, Telangana, India

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Education

Vellore Institute of Technology (VIT)

Bachelor of Technology - BTech — Electronics and Communication specialization in Biomedical Engineering

Jan 2020 – Jan 2024

Ryan International School, Navi Mumbai

School

Stackforce found 100+ more professionals with Physical Design & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Peter Wohl

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp
ATPGCompressionDFT
Madhav Chikodikar

Madhav Chikodikar

Executive Director, R&D - FPGA software

at Synopsys Inc

Bengaluru, India32 yrs 2 mos exp
FPGASoftware Development
Navin Menon

Navin Menon

FPGA Software Engineer

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)FPGA Software Engineering
CP

Chandramohan P

ASIC Physical Design, Staff Engineer

at Synopsys Inc

India18 yrs 8 mos exp
Physical DesignASIC SynthesisASIC Physical DesignAnalog Circuit Design