Harshavardhan S

CEO

Bengaluru, Karnataka, India0 mo experience

Key Highlights

Proficient in advanced VLSI design methodologies.
Skilled in SystemVerilog and UVM for verification.
Strong foundation in digital and analog circuit design.

Stackforce AI infers this person is a VLSI design engineer with expertise in ASIC and SoC development.

Contact

Skills

Other Skills

PCIeUniversal Verification Methodology (UVM)Application-Specific Integrated Circuits (ASIC)System on a Chip (SoC)RTL DesignVery-Large-Scale Integration (VLSI)Design Thinking8051 MicrocontrollerLogic DesignSystemVerilogDigital ElectronicsVerilogAnalog Circuits

About

UG | ECE | BMSCE'24

Education

B. M. S. College of Engineering

Bachelor of Engineering - BE

Jan 2021 – Apr 2024

Stackforce found 100+ more professionals with PCIe & Universal Verification Methodology (UVM)

Explore similar profiles based on matching skills and experience

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp

NAND Flash MemorySystem DesignProduct Development

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp

ATPGCompressionDFT

Madhav Chikodikar

Executive Director, R&D - FPGA software

at Synopsys Inc

Bengaluru, India32 yrs 2 mos exp

FPGASoftware Development

Navin Menon

FPGA Software Engineer

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp

Very-Large-Scale Integration (VLSI)FPGA Software Engineering

Chandramohan P

ASIC Physical Design, Staff Engineer

at Synopsys Inc

India18 yrs 8 mos exp

Physical DesignASIC SynthesisASIC Physical DesignAnalog Circuit Design