Tanush Dhiman

Product Engineer

New Delhi, Delhi, India2 yrs 9 mos experience
Most Likely To Switch

Key Highlights

  • Proficient in RTL verification and digital IC design.
  • Hands-on experience with automation in core verification.
  • Strong background in VLSI and embedded systems.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in RTL design and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Digital Ic DesignRtl VerificationComputer Architecture

Other Skills

Analytical SkillsDigital DesignsFormal VerificationXilinx VitisArduino IDEThingSpeakInternet of Things (IoT)ASIC flowRTL DesignPhysical VerificationVitisGPGPUXilinx XRTLinuxFunctional Coverage

Experience

2 yrs 9 mos
Total Experience
1 yr 4 mos
Average Tenure
1 yr 9 mos
Current Experience

Micron technology

Design Verification Engineer

Sep 2024 – Present · 1 yr 9 mos · Hyderabad, Telangana, India · On-site

Analytical SkillsDigital DesignsFormal VerificationXilinx VitisArduino IDEThingSpeak+26

Centre for development of advanced computing (c-dac)

Project Engineer

Sep 2023 – Sep 2024 · 1 yr · Bengaluru, Karnataka, India · On-site

SystemVerilogXilinx VivadoDigital IC DesignRTL Verification

Amd

Co-Op/Intern

Jul 2022 – Mar 2023 · 8 mos · Bengaluru, Karnataka, India · Hybrid

  • Proficiently served as a Core Verification Engineer in the Central Core Debug Team, gaining hands-on experience with RTL debugging
  • Developed Perl automation scripts to segregate, export and distribute specific bugs from JIRA
  • Effectively debugged various fails in the pipeline by analyzing multiple log files and leveraging Verdi
Computer ArchitectureRTL Verification

Education

National Institute of Technology, Kurukshetra, Haryana

Master of Technology - MTech — VLSI and Embedded Systems

Sep 2021 – Jun 2023

UIET Panjab University

Bachelor of Engineering - BE — Electronics and Communication Engineering

Jan 2017 – Jan 2021

Kendriya Vidyalaya

12th

Jan 2016 – Jan 2017

Stackforce found 100+ more professionals with Digital Ic Design & Rtl Verification

Explore similar profiles based on matching skills and experience

AK

Atharva Kakde

Lead Application Engineer

at Cadence Design Systems

Bengaluru, India5 yrs 6 mos exp
Formal VerificationSystem Verification
SK

Sandeep K.

Senior Lead Design Engineer

at Qualcomm

India7 yrs 11 mos exp
Physical Design
AD

Anurag Dutta

Software Engineer - Linux

at Texas Instruments

Bengaluru, India3 yrs 9 mos exp
Open-Source SoftwareLinuxLinux KernelSystem Performance AnalysisSecurity Development
KR

KATTA RAJEEV

DFT Engineer

at Microchip Technology Inc.

Bengaluru, India10 yrs 8 mos exp
VLSIDFTSoC IntegrationIP VerificationVerification
BH

Bhuvankumar Hampanur

Senior Firmware Engineer

at Western Digital

Bengaluru, India2 yrs 8 mos exp
Firmware validationEmbedded SystemsTest Design
VM

Vardhana M

Staff Engineer

at Qualcomm

Bengaluru, India10 yrs 6 mos exp
Verification and Validation (V&V)Universal Verification Methodology (UVM)
PM

Prathamesh Mhabdi

Staff Engineer

at Marvell Technology

Pune, India5 yrs 3 mos exp
Functional VerificationSystemVerilogFunctional SafetyUniversal Verification Methodology (UVM)
HL

Hari Prasadh L

Senior Engineer

at Qualcomm

Coimbatore, India7 yrs 10 mos exp
Embedded Software