Balusa Naga Seshaiah Setty

Product Engineer

Andhra Pradesh, India0 mo experience

Key Highlights

  • Hands-on experience with Cadence tools.
  • Leadership role in E-Publicity team.
  • Recent training in Physical Design.
Stackforce AI infers this person is a VLSI Engineer with a focus on Physical Design and Verification.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVerification

Other Skills

innovusxceliumVLSI CADIR SpectroscopyTwo-phase FlowRTL CodingPVPython (Programming Language)Verification and Validation (V&V)VerilogStatic Timing AnalysisPhysical VerificationGene SynthesisDigital ElectronicsPlacement Services

About

I completed my graduation in Santhiram engineering college in the stream of Electronics and Communication engineering and I worked in Campus Radio as Graphic Designer and E-Publicity team Member and I got opportunity as head of E-Publicity in 2022 and now presently i joined as trainee in Entuple technologies pvt.ltd as ASCII Engineer. I have hands on experience with cadence tool.

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Entuple technologies pvt. ltd.

ASIC Physical Design Engineer

Jul 2023 – Jan 2024 · 6 mos · Benguluru · On-site

  • Physical Design and Verification
innovusxceliumPhysical DesignVerification

Education

Santhiram Engineering College, Nandyal

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jun 2019 – Jul 2023

AP MODEL SCHOOL, SATHIVADA

10th

Narayana Junior College

High School Diploma

Stackforce found 100+ more professionals with Physical Design & Verification

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design