Pratham C

Software Engineer

Bengaluru, Karnataka, India2 yrs 3 mos experience
Highly StableAI Enabled

Key Highlights

  • Proficient in Formal Verification and SystemVerilog.
  • Hands-on experience with multiple programming languages.
  • Strong foundation in Machine Learning and Data Engineering.
Stackforce AI infers this person is a Software Engineer with expertise in Formal Verification and Machine Learning.

Contact

LinkedIn

Skills

Core Skills

Formal VerificationSynopsys FormalityVerilog

Other Skills

SystemVerilogC++TCLRTL DesignSupport Vector Machine (SVM)Microsoft ExcelGradioMachine Learning AlgorithmsSupervised LearningLinuxTechnical RequirementsFundamentalsSpring SecuritySpringAmazon Web Services (AWS)

Experience

2 yrs 3 mos
Total Experience
2 yrs 3 mos
Average Tenure
2 yrs 3 mos
Current Experience

Synopsys inc

2 roles

Formal Validation/Verification Engineer

Apr 2025 – Present · 1 yr 2 mos · Bengaluru, Karnataka, India · On-site

Synopsys FormalityFormal VerificationSystemVerilog

Formal verification intern

Mar 2024 – Apr 2025 · 1 yr 1 mo · Bengaluru, Karnataka, India · On-site

VerilogC++

Education

NMAM Institute of Technology

Bachelor's degree — Information science and Engineering

Jan 2019 – Jan 2023

Stackforce found 100+ more professionals with Formal Verification & Synopsys Formality

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization