Nguyen Van Kinh

DevOps Engineer

Vietnam8 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in static timing analysis and timing closure.
  • Proven track record in semiconductor circuit design.
  • Strong collaboration skills with cross-functional teams.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in timing analysis and circuit design.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisTiming ClosureCircuit AnalysisFunctional Verification

Other Skills

Timing lead extraction timing modelTechnical solution proposalStakeholder collaborationBitcell characterizationSense-Amplifier analysisRace/Margin analysisSemiconductorsApplication-Specific Integrated Circuits (ASIC)Integrated Circuits (IC)

Experience

8 yrs 7 mos
Total Experience
4 yrs 3 mos
Average Tenure
6 yrs 3 mos
Current Experience

Synopsys inc

4 roles

Timing -STA, Senior Supervisor

Promoted

Aug 2024 – Present · 1 yr 10 mos

  • Timing lead extraction timing model-ETM (.liberty) and static timing analysis (STA) , timing closure .
  • Propose the technical solution from schematic to layout to achieve timing closure
  • Co-worked with stakeholders such as circuit team, layout team, front-end (DIG) team, back-end (DIG) team to collect the input, solving issues and ensure consistency data among of team.
Timing lead extraction timing modelStatic timing analysisTiming closureTechnical solution proposalStakeholder collaboration

Analog Design,Staff Engineer

Feb 2024 – Present · 2 yrs 4 mos

A&MS Circuit Design Enginer Senior

Promoted

Dec 2023 – Feb 2024 · 2 mos

A&MS Circuit Design Engineer II

Jan 2020 – Dec 2023 · 3 yrs 11 mos

Esilicon

Engineer

Sep 2017 – Jan 2020 · 2 yrs 4 mos · Ho Chi Minh city

  • Task
  • Analysis characterization of Bitcell
  • Analysis Sense-Amplifer of Write/Read/Compare circuit TCAM/BCAM
  • Funtional verfication TCAM/BCAM
  • Race/Margin in TCAM circuit
  • Project:
  • TCAM 7nm
  • BCAM 7nm
Bitcell characterizationSense-Amplifier analysisFunctional verificationRace/Margin analysisCircuit analysis

Education

Ho Chi Minh City University of Technology

Engineer's degree — Electrical and Electronics Engineering

Jan 2012 – Jan 2017

Stackforce found 100+ more professionals with Static Timing Analysis & Timing Closure

Explore similar profiles based on matching skills and experience

Farha R.

Farha R.

DFAE FPGA

at Macnica Cytech Pte Ltd

Singapore, Singapore3 yrs 9 mos exp
FPGA DevelopmentRTL Design
Sattaru Keerthan Reddy

Sattaru Keerthan Reddy

Deputy Engineer

at Bharat Electronics Limited

Bengaluru, India1 yr 10 mos exp
VHDLRTL Coding
Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Amjuri Lokesh Kumar

Amjuri Lokesh Kumar

Radio Frequency Design Engineer

at Data Patterns (India) Limited

Visakhapatnam, India2 yrs 6 mos exp
Radio Frequency (RF) EngineeringSystemVerilogUniversal Verification Methodology (UVM)
Sribin Kr

Sribin Kr

Technical Lead

at Happiest Minds Technologies

Bengaluru, India9 yrs 11 mos exp
High Speed Interfaces
Sridhar Pokala

Sridhar Pokala

Staff Implementation Engineer

at Arm

Sheffield, United Kingdom11 yrs 9 mos exp
Physical DesignVLSI
Pankaj Baghmar

Pankaj Baghmar

Senior Staff Engineer IC Physical Design

at Infineon Technologies

Germany10 yrs 5 mos exp
IC Physical DesignPlace & RoutePhysical Design