Kiran Chowdary

Software Engineer

Khammam, Telangana, India3 yrs 11 mos experience

Highly Stable

Key Highlights

Experienced in static verification tools for chip design.
Proficient in NLP and data analytics for tourism projects.
Strong background in cloud computing and data analysis.

Stackforce AI infers this person is a Semiconductor and Data Analytics professional with expertise in NLP and verification tools.

Contact

Skills

Core Skills

Static VerificationChip DesignNatural Language ProcessingData AnalyticsData AnalysisCloud Computing

Other Skills

NLPData ExtractionTopic ModellingA/B TestingPythonMachine LearningSQLEducationEngineeringResearchMicrosoft ExcelTensorFlowPL/SQLEnglish

About

Working as an R&D Senior Engineer in Synopsys

Experience

3 yrs 11 mos

Total Experience

3 yrs 11 mos

Average Tenure

3 yrs 11 mos

Current Experience

Synopsys inc

2 roles

R&D Senior Engineer

Promoted

Jan 2024 – Present · 2 yrs 5 mos · Noida, Uttar Pradesh, India

R&D Engineer 1

Jun 2022 – Dec 2023 · 1 yr 6 mos · Noida, Uttar Pradesh, India

Working on the enhancement of the tool VC Spyglass,Spyglass.
VC spyglass is a static verification tool used by chip designers to get a detailed information and insights on their design much earlier during the RTL phase

Static VerificationChip Design

Gramener

AI labs Intern

Oct 2021 – Jun 2022 · 8 mos · Hyderabad, Telangana, India

Worked on NLP based text analytics project for our Tourist client.
Twitter Data Extraction,cleaning the data & Performing unsupervised and semi-supervised Topic Modelling Algorithms to classify tweets into required topics.

NLPData ExtractionTopic ModellingNatural Language ProcessingData Analytics

The data monk

Data Analyst

Jun 2021 – Jul 2021 · 1 mo · New Delhi, Delhi, India

Worked on creating content for cloud computing (AWS),A/B testing,as a data analyst prepared case studies and Guesstimates for Data Monk.

Cloud ComputingA/B TestingData Analysis

Widhya

Machine Learning Intern

Jan 2021 – Feb 2021 · 1 mo

Education

Indian Institute of Technology, Madras

Master of Technology - MTech — Computer Science

Sep 2024 – Jun 2027

Thapar Institute of Engineering & Technology

Bachelor of Technology - BTech — electronics and computers

Jan 2018 – Jan 2022

Narayana Institute

intermediate — MPC

Jan 2016 – Jan 2018

Harvest public school

High School/Secondary Diplomas and Certificates

Jan 2012 – Jan 2016

Johnson Kids

Primary school

Jun 2003 – Apr 2011

Stackforce found 100+ more professionals with Static Verification & Chip Design

Explore similar profiles based on matching skills and experience

Emma Hershberger (Cockram)

Software Engineering Manager

at Ulteig

Wabasha, United States4 yrs 9 mos exp

Project ManagementSoftware ArchitectureContinuous Integration and Continuous Delivery (CI/CD)Full-Stack DevelopmentAzure DevOps

Anna Hlédiková

Co-founder & CTO

at SurgeryAI

London, United Kingdom4 yrs 6 mos exp

Machine LearningAI in HealthcareData EngineeringData Analysis

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp

NAND Flash MemorySystem DesignProduct Development

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp

EDASoCVirtual PrototypingASIPRTL design

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Gaurav Gupta

Senior R&D Manager

at Synopsys Inc

India14 yrs 6 mos exp

Circuit DesignVerificationSimulationLow Power Design