Aniket Desai

Frontend Engineer

San Francisco, California, United States3 yrs 9 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in ASIC Design and Static Timing Analysis.
  • Strong background in Electrical Engineering with hands-on experience.
  • Proficient in multiple programming languages including Python and VHDL.
Stackforce AI infers this person is a Frontend-focused engineer with strong expertise in ASIC and digital design within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Asic DesignStatic Timing AnalysisBusiness Analysis

Other Skills

VerilogTCLData AnalysisLogic SynthesisTiming DesignPlace & RoutePhysical DesignSystem on a Chip (SoC)Hardware Description LanguageLayout Versus Schematic (LVS)Logic DesignDesign Rule Checking (DRC)TimingSynopsys PrimetimePrimetime SI

Experience

3 yrs 9 mos
Total Experience
1 yr 10 mos
Average Tenure
2 yrs
Current Experience

Apple

Front End Design Integration Engineer

Jun 2024 – Present · 2 yrs · Sunnyvale, California, United States · On-site

  • Design Implementation, Timing Design and STA
ASIC DesignStatic Timing Analysis

Synopsys inc

Intern ( Technical - Engineering)

Aug 2023 – May 2024 · 9 mos · Sunnyvale, California, United States · Remote

VerilogTCL

University of southern california

2 roles

Directed Research Assistant, Wireless Devices and Systems Group

Jun 2023 – May 2024 · 11 mos · Los Angeles, California, United States

Grader/Exam proctor

Feb 2023 – May 2023 · 3 mos · Los Angeles, California, United States

  • Grader / Exam Proctor for Data Science and Operation department at Marshall School of Business, University of Southern California
Business AnalysisData Analysis

Vertiv

2 roles

Assistant Manager-Product

Aug 2021 – Jun 2022 · 10 mos · Thane, Maharashtra, India

Graduate Engineering Trainee

Aug 2020 – Jul 2021 · 11 mos · Thane, Maharashtra, India

Education

University of Southern California

Master's degree — Electrical Engineering

Aug 2022 – May 2024

KJ Somaiya College of Engineering, Vidyavihar

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Aug 2016 – Oct 2020

Ramnarain Ruia College - Mumbai

Higher Secondary Certificate — Science-Electronics

Jul 2014 – Jun 2016

Stackforce found 100+ more professionals with Asic Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Howard Kelly

Howard Kelly

Founder & Director | Cyber Security, Technology, Data & AI

at Meliora

Hong Kong, Hong Kong SAR13 yrs 7 mos exp
Cyber SecurityRisk Management
Ankit Singh

Ankit Singh

Sales And Marketing Intern

at Prudent Corporate Advisory Services Ltd.

Greater Delhi, India3 mos exp
BankingTeam Management
Charu Chopra Dsouza

Charu Chopra Dsouza

Founder

at Birchtree Consulting

Mumbai, India22 yrs exp
Talent AcquisitionHR OperationsTalent Management
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Swayam Satya Rout

Swayam Satya Rout

Memory Design Engineer

at Texas Instruments India

Bengaluru, India3 yrs 2 mos exp
Very-Large-Scale Integration (VLSI)Digital Electronics