Aditya Raj

Software Engineer

Bengaluru, Karnataka, India2 yrs 10 mos experience
Highly Stable

Key Highlights

  • Experienced in CPU Design Verification at Qualcomm.
  • Proficient in System Verilog and UVM methodologies.
  • Strong foundation in Digital Electronics and VLSI.
Stackforce AI infers this person is a Semiconductor Design Verification Engineer with expertise in functional verification and automation.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationDesign Verification

Other Skills

SystemVerilogUniversal Verification Methodology (UVM)LinuxPythonDigital ElectronicsSystem on a Chip (SoC)Object-Oriented Programming (OOP)Coded CachingKerasTensorFlowNumPyDeep Reinforcement LearningMicrocontrollersPython (Programming Language)Very-Large-Scale Integration (VLSI)

Experience

2 yrs 10 mos
Total Experience
2 yrs 10 mos
Average Tenure
2 yrs 10 mos
Current Experience

Qualcomm

3 roles

Engineer

Dec 2024 – Present · 1 yr 6 mos · Bengaluru, Karnataka, India

SystemVerilogUniversal Verification Methodology (UVM)Functional verificationDesign Verification

Associate Hardware Engineer

Jul 2023 – Nov 2024 · 1 yr 4 mos · Bengaluru, Karnataka, India

LinuxSystem verilogFunctional verificationDesign Verification

HW intern

May 2022 – Jul 2022 · 2 mos · Bangalore · Hybrid

  • Worked in the CPU Design Verification Team. Used System Verilog for Verification and Python Scripting for performing automation of tasks.
LinuxSystemVerilogFunctional verificationDesign Verification

Education

National Institute of Technology Calicut

Bachelor of Technology - BTech

Jan 2019 – Jan 2023

New Era High School

Class 12

Jan 2016 – Jan 2018

New Era High School

Class 10

Jan 2015 – Jan 2016

Stackforce found 100+ more professionals with Functional Verification & Design Verification

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design