RAHUL KUMAR

Software Engineer

Bengaluru, Karnataka, India1 yr 10 mos experience

Key Highlights

  • Proficient in RTL Design and Digital IC Design.
  • Experienced with Universal Verification Methodology (UVM).
  • Strong background in Verilog and SystemVerilog.
Stackforce AI infers this person is a skilled RTL Design Engineer with expertise in Digital IC Design and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignDigital Ic Design

Other Skills

CDCLintGPIO CONTROLLERI2CQSPIDMA CONTROLLERSYNCHRONISERTestbenchCode CoverageSELF CHECKING TESTBENCHAssertionsFunctional VerificationAMBA APBTest CasesLogic Design

Experience

1 yr 10 mos
Total Experience
1 yr 8 mos
Average Tenure
2 mos
Current Experience

Mixx technologies inc

RTL DESIGN ENGINEER II

Apr 2026 – Present · 2 mos · Bengaluru, Karnataka, India · On-site

CDCLintGPIO CONTROLLERI2CQSPIDMA CONTROLLER+28

Nextgensilicon technologies pvt ltd

RTL Design Engineer

Jul 2024 – Mar 2026 · 1 yr 8 mos · Bangalore · On-site

VerilogSystemVerilogRTL DesignDigital IC Design

Quest global

Design verification engineeer trainee

Apr 2023 – Jun 2023 · 2 mos

Education

National Institute of Technology Calicut

Master of Technology - MTech — Electronics design technology

Jan 2021 – Jan 2023

Institute of Engineering & Management, Kolkata

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2015 – Jan 2019

S.M. Arya Public School - India

12 — Science

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Rtl Design & Digital Ic Design

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Nishant Gupta

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp
FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation