B

Bogdan Moisa

CTO

Iaşi, Iaşi, Romania21 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in C++ and software architecture.
  • Proven leadership in EDA tools development.
  • Extensive experience in quality assurance and testing frameworks.
Stackforce AI infers this person is a Semiconductor and Software Development expert with strong leadership in EDA tools.

Contact

Skills

Other Skills

EDAVerilog / HDLAlgorithmsObject-Oriented Programming (OOP)Shell ScriptingDebuggingASICSoftware EngineeringLinuxPerlPythonVHDLEclipseCompilersSystemVerilog

About

C++, software development, software architecture, leadership

Experience

21 yrs 11 mos
Total Experience
3 yrs 7 mos
Average Tenure
5 yrs 10 mos
Current Experience

Synopsys inc

3 roles

Architect

Promoted

May 2026Present · 1 mo

Principal Software Engineer

Promoted

Feb 2024Present · 2 yrs 4 mos

Software Engineer, Sr. Staff

Aug 2020Present · 5 yrs 10 mos

Tivo

Senior Software Engineer/Staff

Sep 2018Aug 2020 · 1 yr 11 mos

  • STB Apps integration.

Nobug consulting

2 roles

Senior Software Engineer

Promoted

Aug 2011Sep 2018 · 7 yrs 1 mo · Iaşi, Romania

  • EDA tools development in NoBug.
  • R&D projects execution for Synopsys Inc.
  • From April 2018, technical lead.

Software Engineer

Aug 2007May 2010 · 2 yrs 9 mos · Iaşi, Romania

  • EDA tools development in NoBug.
  • R&D projects for Synopsys Inc.
  • R&D execution and QA tasks.
  • Technical staff in NoBug.

Embarcadero technologies

Quality Assurance Team Lead

May 2010Jul 2011 · 1 yr 2 mos · Iaşi, Romania

  • Management:
  • team/tasks/quality metrics
  • Execution
  • expanded testing frameworks for various RAD components (DataSnap, IntraWeb, WSDL service, C++ boost library integration)
  • tests development (C++, Delphi)

Easic corporation

Software Engineer

Jun 2004Aug 2007 · 3 yrs 2 mos · Iaşi, Romania

  • EDA tools development for various phases of ASIC design.
  • R&D tasks/projects
  • C++
  • floorplan
  • clock tree configuration
  • design rule checks
  • I/O pads configurations
  • bitstream/firmware configuration
  • RAM gen/configuration
  • various design statistics
  • Lex/Yacc/Bison
  • ;lef/def library parsers
  • Tcl/Tk
  • GUI development

Education

Gheorghe Asachi​ Technical University of Iași

Jan 1998Jan 2003

Liceul de Informatica Grigore Moisil" Iasi"

Jan 1994Jan 1998

Stackforce found 100+ more professionals with EDA & Verilog / HDL

Explore similar profiles based on matching skills and experience