Andy Lang

Software Engineer

Markham, Ontario, Canada0 mo experience

Key Highlights

  • Experienced in ASIC design at Qualcomm.
  • Strong academic background in Electrical Engineering.
  • Hands-on internship experience in leading tech companies.
Stackforce AI infers this person is a Semiconductor Design Engineer with a focus on ASIC development.

Contact

LinkedIn

Skills

Core Skills

Asic Design

Other Skills

low-power audio subsystem

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Qualcomm

ASIC Design Engineer

Jun 2025 – Present · 1 yr · Markham, Ontario, Canada · On-site

  • low-power audio subsystem
low-power audio subsystemASIC Design

Marvell technology

RTL Design Intern

Sep 2024 – Apr 2025 · 7 mos · Richmond Hill, Ontario, Canada · On-site

Synopsys inc

ASIC Design Intern

Jan 2024 – Apr 2024 · 3 mos · Mississauga, Ontario, Canada

Untether ai

Design Verification Intern

May 2023 – Aug 2023 · 3 mos · Toronto, Ontario, Canada

Groq

ASIC Design Verification Intern

Sep 2022 – Dec 2022 · 3 mos · Mountain View, California, United States · Remote

Education

University of Waterloo

Bachelor of Applied Science - BASc — Electrical Engineering

Jan 2020 – Jan 2025

Bur Oak Secondary School

Ontario Secondary School Diploma

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Asic Design

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Peter Wohl

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp
ATPGCompressionDFT
Navin Menon

Navin Menon

FPGA Software Engineer

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)FPGA Software Engineering
Deepak Nagaria

Deepak Nagaria

R&D Principal

at Synopsys Inc

Delhi, India12 yrs 10 mos exp
IP Verification
CP

Chandramohan P

ASIC Physical Design, Staff Engineer

at Synopsys Inc

India18 yrs 8 mos exp
Physical DesignASIC SynthesisASIC Physical DesignAnalog Circuit Design