Santhosh Ravisankar

Software Engineer

Bengaluru, Karnataka, India5 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in Analog Layout Design across multiple tech nodes.
  • Proficient in Cadence tools for layout verification.
  • Innovated technology for solar-powered electric vehicles.
Stackforce AI infers this person is a skilled Analog Layout Design Engineer with expertise in semiconductor and automotive industries.

Contact

LinkedIn

Skills

Core Skills

Analog Layout DesignReliability Verification

Other Skills

PlacementTotemRoutingCadence VirtuosoCadence Virtuoso Layout EditorLinuxTeam LeadershipFloorplanningPython (Programming Language)Decision-MakingPublic Speaking

About

Analog Layout Design Engineer --> Tech Node : 2nm , 3 nm , 5nm , 7nm , 16nm , 180nm --> GAAFET , FINFET , CMOS --> Projects : DDR5/LPDDR5 , PLL --> Tools : Cadence Virtuoso , Calibre , ICV , Totem --> LVS , DRC and other types of check required for quality and integration --> Skilled in RV, Matching, EM & IR, Antenna and density optimization

Experience

5 yrs 9 mos
Total Experience
2 yrs
Average Tenure
1 yr 8 mos
Current Experience

Tessolve

Layout Design Engineer - 2

Oct 2024 – Present · 1 yr 8 mos · Bengaluru, Karnataka, India · Hybrid

Hcl technologies

Analog Layout Engineer

Sep 2021 – Oct 2024 · 3 yrs 1 mo · Hubli, Karnataka, India

Reliability VerificationPlacementTotemRoutingCadence VirtuosoCadence Virtuoso Layout Editor+4

Airports authority of india

Summer Intern

Jun 2019 – Jun 2019 · 0 mo · Chennai, Tamil Nadu, India

Solaris

ELECTRICAL CORE MEMBER

Aug 2018 – Aug 2019 · 1 yr · Chennai, Tamil Nadu, India

  • I was part of the electrical team in the making of an SOLAR E-Car and responsible for innovation technology.

Bhavini pfbr atomic power station

In-Plant Training

Jun 2018 – Jun 2018 · 0 mo · Chengalpattu, Tamil Nadu, India

Chennai metro rail limited

In-Plant Training

Mar 2018 – Mar 2018 · 0 mo · Chennai, Tamil Nadu, India

Education

Sri Sairam Engineering College

Bachelor's degree — Electronics and Instrumentation Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Analog Layout Design & Reliability Verification

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Abhijeet Shahapurkar

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp
Digital IC DesignPhysical Design
Levon Davtyan

Levon Davtyan

R&D Engineering, Manager

at Synopsys Inc

Yerevan, Armenia9 yrs 3 mos exp
Research and Development (R&D)Very-Large-Scale Integration (VLSI)
Jit Banerjee

Jit Banerjee

Senior Engineer

at Synopsys Inc

Kolkata, India1 yr 11 mos exp
Physical DesignApplication EngineeringDebuggingTeaching
GS

Gande Sai Vineeth

Senior Engineer, HBM Layout

at Micron Technology

Hyderabad, India6 yrs 2 mos exp
Layout Design EngineerAnalog Layout
Arthur Galachyan

Arthur Galachyan

A&MS Layout Design Engineer, Sr. Staff

at Synopsys Inc

Armenia29 yrs 8 mos exp
Integrated Circuits (IC)ASIC
PRAYAS JAKHAR

PRAYAS JAKHAR

Senior Layout Design Engr

at Synopsys Inc

Noida, India5 yrs 7 mos exp
Analog Circuit DesignLayout Design