Sandeep Chintala

Software Engineer

Hyderabad, Telangana, India4 yrs 10 mos experience

Highly Stable

Key Highlights

Expert in System on a Chip (SoC) design and verification.
Proficient in high-performance computing solutions.
Strong background in ARM interconnects and verification methodologies.

Stackforce AI infers this person is a highly skilled engineer in semiconductor design and verification.

Contact

Skills

Core Skills

System On A Chip (soc)System VerificationVerification IpSystemverilog

Other Skills

Computer ArchitectureHigh Performance Computing (HPC)ARM InterconnectsAMBA AXIAMBA ACEAXI Over UCIeAMBA DTIUniversal Verification Methodology (UVM)

Experience

4 yrs 10 mos

Total Experience

4 yrs 10 mos

Average Tenure

4 yrs 10 mos

Current Experience

Synopsys inc

4 roles

R&D Engineering, Staff

Promoted

Feb 2024 – Present · 2 yrs 4 mos

Technology & Product Development

Computer ArchitectureHigh Performance Computing (HPC)ARM InterconnectsVerification IPSystem VerificationSystem on a Chip (SoC)+6

Sr. R&D Engineer

Jan 2024 – Feb 2024 · 1 mo

Systems Design Group

SystemVerilogUniversal Verification Methodology (UVM)Verification IPAMBA AXIAMBA ACEAMBA DTI

R&D Engineer

Jul 2021 – Jan 2024 · 2 yrs 6 mos

Systems Design Group

SystemVerilogUniversal Verification Methodology (UVM)Verification IPAMBA AXIAMBA ACEAMBA DTI

Technical Intern

Jul 2020 – Jul 2021 · 1 yr

Education

National Institute of Technology, Kurukshetra, Haryana

Master of Technology (M.Tech)

Jan 2019 – Jan 2021

Stackforce found 100+ more professionals with System On A Chip (soc) & System Verification

Explore similar profiles based on matching skills and experience

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp

ManagementMachine LearningLeadershipCustomer EngagementPeople Management

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp

NAND Flash MemorySystem DesignProduct Development

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp

EDASoCVirtual PrototypingASIPRTL design

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Vikas Kumar

Sr. Technical Leader

at Nile

Bengaluru, India21 yrs 3 mos exp

Hardware Project ManagementHigh Speed Board DesignProject ManagementSystem ArchitectureElectronics Hardware Design