Godwin Maben

CEO

San Francisco, California, United States30 yrs 7 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in SoC and ASIC design.
Over 20 years of experience in semiconductor industry.
Currently a Synopsys Fellow, leading advanced projects.

Stackforce AI infers this person is a semiconductor design expert with extensive experience in EDA and ASIC technologies.

Contact

Skills

Core Skills

SocAsic

Other Skills

EDAStatic Timing AnalysisVerilogLow-power DesignSemiconductorsVLSIICTCLLogic SynthesisPhysical DesignRTL design

Experience

30 yrs 7 mos

Total Experience

15 yrs 3 mos

Average Tenure

23 yrs 8 mos

Current Experience

Synopsys inc

3 roles

Synopsys Fellow

Promoted

Jun 2021 – Present · 5 yrs

SoCEDAASICStatic Timing AnalysisVerilogLow-power Design+7

Scientist

Promoted

Jul 2012 – Jun 2021 · 8 yrs 11 mos

Principal Engineer

Oct 2002 – Jul 2012 · 9 yrs 9 mos

Cmos chips

ASIC design Engineer

Feb 1994 – Jan 2001 · 6 yrs 11 mos

Education

Bangalore University

Computer Engineering

Jan 1990 – Jan 1994

Stackforce found 100+ more professionals with Soc & Asic

Explore similar profiles based on matching skills and experience

Howard Kelly

Founder & Director | Cyber Security, Technology, Data & AI

at Meliora

Hong Kong, Hong Kong SAR13 yrs 7 mos exp

Cyber SecurityRisk Management

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp

ManagementMachine LearningLeadershipCustomer EngagementPeople Management

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp

Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp

NAND Flash MemorySystem DesignProduct Development

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp

EDASoCVirtual PrototypingASIPRTL design