D

Devoji Sreeteja

Software Engineer

Hyderabad, Telangana, India5 yrs 9 mos experience

Key Highlights

  • Masters in VLSI from a reputed institution.
  • Experienced in applications engineering at Synopsys.
  • Proficient in multiple programming and verification languages.
Stackforce AI infers this person is a VLSI Applications Engineer with expertise in verification methodologies.

Contact

Skills

Core Skills

VerilogSystemverilog

Other Skills

CC++Universal Verification Methodology (UVM)LinuxShell ScriptingAwkSedCadenceCadence VirtuosoSynopsys toolsXilinx ISEXilinx Vivado

About

Masters in VLSI from MAHE… AE at Synopsys Inc.

Experience

5 yrs 9 mos
Total Experience
5 yrs 9 mos
Average Tenure
5 yrs 9 mos
Current Experience

Synopsys inc

Application Engineering, Staff Engineer

Sep 2020Present · 5 yrs 9 mos · Hyderabad, Telangana, India

CC++VerilogSystemVerilogUniversal Verification Methodology (UVM)Linux+8

Education

School of Information Science, Manipal

Master of Engineering - MEng — VLSI

Jan 2019Jan 2021

Stackforce found 100+ more professionals with Verilog & Systemverilog

Explore similar profiles based on matching skills and experience