sai gangeswararao dadi

Software Engineer

Tuni, Andhra Pradesh, India3 yrs 5 mos experience
Highly Stable

Key Highlights

  • Experienced in ASIC digital design and verification.
  • Proficient in SystemVerilog and Verilog methodologies.
  • Strong foundation in Electronics and Communications Engineering.
Stackforce AI infers this person is a Digital Design Engineer specializing in ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

SystemverilogVerilog

Other Skills

VmmUniversal Verification Methodology (UVM)CommunicationDesignLinux

About

ASIC Digital Design Engineer 1 at synopsys

Experience

3 yrs 5 mos
Total Experience
3 yrs 5 mos
Average Tenure
3 yrs 5 mos
Current Experience

Synopsys inc

3 roles

Asic digital design engineer 1

Jan 2023 – Present · 3 yrs 5 mos

VmmUniversal Verification Methodology (UVM)SystemVerilogVerilogCommunicationDesign+1

Internship Trainee

Jan 2022 – Present · 4 yrs 5 mos

Internship Trainee

Jan 2022 – Jan 2023 · 1 yr

Seminds pvt ltd

Intern

Sep 2021 – Jan 2022 · 4 mos

Education

JNTUK

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2017 – Jan 2020

Jawaharlal Nehru Technological University, Kakinada

Bachelor's degree

State Board of Technical Education and Training

Diplamo — Electronics and Communications Engineering

Jul 2014 – Apr 2017

Stackforce found 100+ more professionals with Systemverilog & Verilog

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization