Alan V.

Software Engineer

Bengaluru, Karnataka, India11 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Master's degree in Electrical Engineering with VLSI specialization.
  • Extensive experience with leading EDA tools and methodologies.
  • Strong programming skills in multiple languages including C and Verilog.
Stackforce AI infers this person is a VLSI and EDA expert with a strong background in software development.

Contact

Skills

Other Skills

VerilogC++ModelSimVLSISystemVerilogRTL designRTL codingCPerlTCLNCSimComputer ArchitectureCadence VirtuosoCadence SpectreSPICE

About

Master's degree in Electrical Engineering with specialization in VLSI at University of Southern California, Los Angeles Applications: Qt Creator, Microsemi Libero, Cadence Virtuoso, NCsim, ModelSim, Synopsys DC and DFT compliers, Proteus, SimScalar, HSpice Languages: C, C++, Qt, Java, Perl, Verilog, System Verilog, System Verilog CSP, TCL, Assembly Language Environments: Windows (All), Linux/Unix, Macintosh Hardware: Cache, Pipelining, Virtual Memory, Cache coherency protocols Tools: Libero SoC, Cadence SoC Encounter, Cadence Conformal LEC, Synopsys PrimeTime, Synopsys Tetramax

Experience

11 yrs 7 mos
Total Experience
5 yrs 9 mos
Average Tenure
9 yrs 8 mos
Current Experience

Synopsys inc

3 roles

R&D Engineer, Sr 2

Nov 2020Present · 5 yrs 7 mos

R&D Enginner, Sr 1

Promoted

Nov 2018Present · 7 yrs 7 mos

R&D Engineer 2

Oct 2016Present · 9 yrs 8 mos

Microsemi corporation

3 roles

Engineer 2

Promoted

Aug 2016Oct 2016 · 2 mos

Engineer 1

Jan 2015Aug 2016 · 1 yr 7 mos

Engineering Intern

Sep 2014Jan 2015 · 4 mos

Education

University of Southern California

Master of Science — Electrical Engineering (VLSI)

Jan 2011Jan 2013

Don Bosco Institute of Technology (University of Mumbai

Bachelor of Engineering — Electronics and Telecommunications Engineering

Jan 2007Jan 2011

Stackforce found 100+ more professionals with Verilog & C++

Explore similar profiles based on matching skills and experience