Siva Naga Jyothi G.

Software Engineer

Hyderabad, Telangana, India8 yrs 11 mos experience
Most Likely To Switch

Key Highlights

  • Expert in Physical Design for advanced nodes.
  • Proficient in Static Timing Analysis and Physical Verification.
  • Experience with TSMC and Intel projects across multiple technology nodes.
Stackforce AI infers this person is a Physical Design Engineer specializing in advanced semiconductor technologies.

Contact

sivanagajyothi1008@gmail.comLinkedIn

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Place & RouteEMIRSTAPhysical VerificationFloorplanningclock tree synthesisRoutingPV AnalysisLECIR AnalysisFixingCadenceLayout Versus Schematic (LVS)Design Rule Checking (DRC)Timing Closure

About

Expert in Physical Design and synthesis, Floor Planning,Placement,clock tree synthesis, routing,Static Timing Analysis, PV Analysis, LEC,IR Analysis and worked for TSMC 3nm,4nm ,5nm, 7nm, 14nm, 28nm and Intel 10nm Projects.

Experience

8 yrs 11 mos
Total Experience
1 yr 9 mos
Average Tenure
1 yr 11 mos
Current Experience

Synopsys inc

2 roles

ASIC Physical Design Engineer staff engineer

Jul 2024 – Present · 1 yr 11 mos

Place & RouteEMIRSTAPhysical VerificationPhysical DesignStatic Timing Analysis

Senior Physical Design Engineer

Nov 2022 – Jul 2024 · 1 yr 8 mos

Einfochips (an arrow company)

Senior Physical Design Engineer

Oct 2022 – Jul 2024 · 1 yr 9 mos · Hyderabad, Telangana, India

Cerium systems

Senior Physical Design Engineer

Feb 2021 – Sep 2022 · 1 yr 7 mos · Bengaluru, Karnataka, India

Intel corporation

Senior Physical Design Engineer

Feb 2021 – Sep 2022 · 1 yr 7 mos · California, United States

  • I worked from SYNTHESIS to OASIS for all the blocks.

Chipsil technologies pvt ltd

Physical Design Engineer

Feb 2020 – Feb 2021 · 1 yr · Hyderabad, Telangana, India

Vaaluka solutions

Physical Design Engineer

May 2017 – Jan 2020 · 2 yrs 8 mos · Hyderabad, Telangana, India

Education

BITS Pilani Work Integrated Learning Programmes

Master of Technology - MTech — Microelectronics

Jul 2023 – Jun 2025

Velagapudi Ramakrishna Siddhartha Engineering College

Bachelor of Technology - BTech — Electronics and Instrumentation

Jan 2014 – Jan 2017

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Farha R.

Farha R.

DFAE FPGA

at Macnica Cytech Pte Ltd

Singapore, Singapore3 yrs 9 mos exp
FPGA DevelopmentRTL Design
Sattaru Keerthan Reddy

Sattaru Keerthan Reddy

Deputy Engineer

at Bharat Electronics Limited

Bengaluru, India1 yr 10 mos exp
VHDLRTL Coding
Rachana A

Rachana A

Technical Specialist

at AUMOVIO

Bengaluru, India4 yrs 2 mos exp
AUTOSAREmbedded C
Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Amjuri Lokesh Kumar

Amjuri Lokesh Kumar

Radio Frequency Design Engineer

at Data Patterns (India) Limited

Visakhapatnam, India2 yrs 6 mos exp
Radio Frequency (RF) EngineeringSystemVerilogUniversal Verification Methodology (UVM)
Sridhar Pokala

Sridhar Pokala

Staff Implementation Engineer

at Arm

Sheffield, United Kingdom11 yrs 9 mos exp
Physical DesignVLSI
Pankaj Baghmar

Pankaj Baghmar

Senior Staff Engineer IC Physical Design

at Infineon Technologies

Germany10 yrs 5 mos exp
IC Physical DesignPlace & RoutePhysical Design