Subhadeep Bandopadhyay

Software Engineer

Kolkata, West Bengal, India2 yrs 9 mos experience

Key Highlights

Senior Validation Engineer with expertise in static timing analysis.
MTech in Embedded Systems from a prestigious institute.
Hands-on experience with Tcl-Tk and digital IC design.

Stackforce AI infers this person is a skilled Validation Engineer in the semiconductor industry with a focus on digital design.

Contact

Skills

Core Skills

Static Timing Analysis

Other Skills

Tcl-TkTime ConstraintsClock Tree SynthesisTiming ClosureLogic SynthesisPNRPrime TimeCMOSLinuxVerilogSystem Design using Verilog HDLC (Programming Language)Xilinx VivadoDigital IC DesignARM Cortex-M

Experience

2 yrs 9 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

3 roles

Senior Validation Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos · Bengaluru, Karnataka, India

Application Engineer ll

Sep 2023 – Feb 2024 · 5 mos · Bengaluru, Karnataka, India

Technical Intern

Aug 2022 – Sep 2023 · 1 yr 1 mo · Bengaluru, Karnataka, India

Static Timing AnalysisTcl-Tk

Education

National Institute of Technology Jamshedpur

Master of Technology - MTech — Embedded Systems Engineering

Sep 2021 – Jan 2023

Kalyani Government Engineering College

Bachelor of Technology - BTech — Electronics and Communications Engineering

Aug 2015 – Jun 2019

Bankura Zilla School

XII

Mar 2013 – Apr 2014

Bankura Zilla School

Jan 2011 – Jan 2012

Stackforce found 100+ more professionals with Static Timing Analysis

Explore similar profiles based on matching skills and experience

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Swayam Satya Rout

Memory Design Engineer

at Texas Instruments India

Bengaluru, India3 yrs 2 mos exp

Very-Large-Scale Integration (VLSI)Digital Electronics

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp

FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp

Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation

Gaurav Gupta

Senior R&D Manager

at Synopsys Inc

India14 yrs 6 mos exp

Circuit DesignVerificationSimulationLow Power Design

Navin Menon

FPGA Software Engineer

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp

Very-Large-Scale Integration (VLSI)FPGA Software Engineering

Deepak Nagaria

R&D Principal

at Synopsys Inc

Delhi, India12 yrs 10 mos exp

IP Verification