M

Marabathula Harish

Software Engineer

Hyderabad, Telangana, India5 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced Design Engineer with strong programming skills.
  • Proficient in multiple hardware description languages.
  • Solid foundation in electronics and database management.
Stackforce AI infers this person is a Hardware Design Engineer with expertise in digital design and verification.

Contact

LinkedIn

Skills

Core Skills

SystemverilogVerilog

Other Skills

CC++Cascading Style Sheets (CSS)JavaJavaScriptUniversal Verification Methodology (UVM)Database Management System (DBMS)Data StructuresPythonSQLHTML5VHDLOperating SystemsElectronicsMySQL

Experience

5 yrs 11 mos
Total Experience
5 yrs 11 mos
Average Tenure
5 yrs 11 mos
Current Experience

Xilinx

Design Engineer

Jul 2020 – Present · 5 yrs 11 mos

CC++Cascading Style Sheets (CSS)JavaJavaScriptSystemVerilog+11

Education

National Institute of Technology Warangal

Bachelor of Technology - BTech

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Systemverilog & Verilog

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization