Gautham Shivanna

Software Engineer

San Francisco, California, United States20 yrs experience
Highly Stable

Key Highlights

  • Expert in Logic Synthesis and Static Timing Analysis.
  • Strong background in ASIC Digital Design.
  • Proficient in multiple programming and scripting languages.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC development.

Contact

LinkedIn

Skills

Core Skills

Logic SynthesisStatic Timing Analysis

Other Skills

Formal VerificationTCLVerilogUnixLinuxPre-salesLow-power Design

Experience

20 yrs
Total Experience
20 yrs
Average Tenure
20 yrs
Current Experience

Synopsys inc

5 roles

Sr ASIC Digital Design Engg

Jun 2021 – Present · 5 yrs

Logic SynthesisStatic Timing AnalysisFormal VerificationTCLVerilogUnix+1

Sr Application Engineer

Nov 2014 – Jun 2021 · 6 yrs 7 mos

Application Support Lead

Promoted

Jun 2011 – Nov 2014 · 3 yrs 5 mos

Application Engineer

Mar 2008 – May 2011 · 3 yrs 2 mos

Intern

May 2006 – Mar 2008 · 1 yr 10 mos

Education

Masters in VLSI system Design

Master's degree

Jan 2004 – Jan 2006

Stackforce found 100+ more professionals with Logic Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Farha R.

Farha R.

DFAE FPGA

at Macnica Cytech Pte Ltd

Singapore, Singapore3 yrs 9 mos exp
FPGA DevelopmentRTL Design
Sattaru Keerthan Reddy

Sattaru Keerthan Reddy

Deputy Engineer

at Bharat Electronics Limited

Bengaluru, India1 yr 10 mos exp
VHDLRTL Coding
Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Kolipaka Vivek Vardhan

Kolipaka Vivek Vardhan

ASIC Digital Design Engineer Senior

at Synopsys Inc

Bengaluru, India4 yrs exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)
Amjuri Lokesh Kumar

Amjuri Lokesh Kumar

Radio Frequency Design Engineer

at Data Patterns (India) Limited

Visakhapatnam, India2 yrs 6 mos exp
Radio Frequency (RF) EngineeringSystemVerilogUniversal Verification Methodology (UVM)
Sridhar Pokala

Sridhar Pokala

Staff Implementation Engineer

at Arm

Sheffield, United Kingdom11 yrs 9 mos exp
Physical DesignVLSI
Bharath R

Bharath R

ASIC Physical Design Sr Engineer

at Synopsys Inc

Bengaluru, India2 yrs 2 mos exp
Very-Large-Scale Integration (VLSI)static timing closure