B

BASAVARAJU K

Product Engineer

Bengaluru, Karnataka, India3 yrs 9 mos experience

Key Highlights

  • Proficient in System Verilog and Digital Electronics.
  • Experienced in FPGA and ASIC design methodologies.
  • Strong problem-solving and leadership capabilities.
Stackforce AI infers this person is a Design and Verification Engineer with expertise in FPGA and ASIC technologies.

Contact

LinkedIn

Skills

Core Skills

System VerilogDigital Electronics

Other Skills

Field-Programmable Gate Arrays (FPGA)RISCApplication-Specific Integrated Circuits (ASIC)Universal Verification Methodology (UVM)PerlUnixAnalog electronicsCommunicationProblem SolvingLeadershipC (Programming Language)VerilogCircuit DesignSystemVerilog

Experience

3 yrs 9 mos
Total Experience
--
Average Tenure
--
Current Experience

Vaaluka solutions

Design Verification Engineer

Aug 2023 – Present · 2 yrs 10 mos

Field-Programmable Gate Arrays (FPGA)RISCSystem verilogApplication-Specific Integrated Circuits (ASIC)Universal Verification Methodology (UVM)SystemVerilog+10

Cerium systems

Associate Engineer

Apr 2022 – Mar 2023 · 11 mos · Bengaluru, Karnataka, India

System verilogDigital Electronics

Education

Sree

B.tech — Electrical and Electronics Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with System Verilog & Digital Electronics

Explore similar profiles based on matching skills and experience

DP

D Purnachandra

Senior Engineer

at Valkontek Embedded IoT Services Pvt. Ltd.

Hyderabad, India10 yrs 1 mo exp
Embedded SystemsFPGA DesignElectronic WarfareRF EngineeringTesting
DS

Dhiraj Singha

Sr Verification Engineer

at Synaptics Incorporated

Cambridge, United Kingdom7 yrs exp
Universal Verification Methodology (UVM)Digital Circuit Design
HK

Himanshu Kandwal

Sr. Silicon Design Engineer

at AMD

Uttarakhand, India3 yrs 11 mos exp
Design verificationCPU design verificationComputer ArchitectureVerilog
CM

Carrie Marwein

Senior Design Engineer

at GlobalFoundries

Noida, India3 yrs 4 mos exp
Memory DesignSRAM Architecture
VK

Vinay Kushwaha

Associate Staff Engineer

at Samsung Semiconductor

West Delhi, India7 yrs 3 mos exp
Standard Cell
SS

Sai Sandhya K

Physical Design Engineer

at Synapse Design Inc.

Bengaluru, India0 mo exp
KP

Kiranjyoti Pujari

Senior Research And Development Engineer

at Synopsys Inc

Bhubaneswar, India3 yrs 8 mos exp
Design VerificationUVMDigital DesignVerification
YJ

Yadukrishnan J

Research And Development Engineer

at Synopsys Inc

Ernakulam, India4 yrs 10 mos exp
CC++PythonVery-Large-Scale Integration (VLSI)