V

Vinay Kushwaha

Product Engineer

West Delhi, Delhi, India7 yrs 3 mos experience

Key Highlights

  • Expert in Standard Cell Design and Characterization
  • Strong background in VLSI Design and Development
  • Proficient in multiple programming languages and tools
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

Standard Cell

Other Skills

Standard Cell Design EngineerShell ScriptingHspicCadence VirtuosoPrimelibElectromigrationVerilogRoboticsDigital ElectronicsC++CC#VHDLAnalog CircuitsMagic VLSI Layout Tool

Experience

7 yrs 3 mos
Total Experience
--
Average Tenure
--
Current Experience

Samsung semiconductor

Associate Staff Engineer

Sep 2025 – Present · 9 mos · Bengaluru, Karnataka, India

  • Standard Cell Design Engineer
Standard Cell Design EngineerStandard Cell

Microchip technology inc.

Engineer II, Standard cell Library. CAD IP Development

Nov 2023 – Sep 2025 · 1 yr 10 mos · Bengaluru, Karnataka, India · On-site

Synopsys inc

R&D Engineer, II

Jul 2022 – Nov 2023 · 1 yr 4 mos · Bengaluru, Karnataka, India

  • Worked as standard cell library characterization enginner
Shell ScriptingHspicStandard Cell

National institute of technology karnataka

Research Assistant

Aug 2020 – Jul 2022 · 1 yr 11 mos · Mangaluru, Karnataka, India

  • Research Area: Development of High-Speed Standard Library for SCL 180nm technology.
HspicCadence VirtuosoStandard Cell

Worklinkr

Game Developer

Jan 2019 – Jun 2020 · 1 yr 5 mos · Chennai Area, India

Education

National Institute of Technology Karnataka

M.tech (Research) — VLSI Design

Jan 2020 – Jan 2022

Guru Gobind Singh Indraprastha University

B.tech — Electronics and Communications Engineering

Jan 2016 – Jan 2020

KV Vikas Puri

12 — PCM

Jan 2013 – Jan 2015

Stackforce found 100+ more professionals with Standard Cell

Explore similar profiles based on matching skills and experience

YK

Yogeshgowda K

Design Engineer - 1

at KarMic Design Private Limited Manipal

Bengaluru, India3 yrs 1 mo exp
Analog Layout DesignMixed-Signal IC Design
MANIKANTA N

MANIKANTA N

A&MS Layout Design Engineer II

at Synopsys Inc

Mysore, India6 yrs 10 mos exp
Layout DesignMemory DesignHigh Speed SRAM Design
MUTTANNA T PADASALAGI

MUTTANNA T PADASALAGI

A&MS Layout Design Sr Engineer

at Synopsys Inc

Bengaluru, India3 yrs 6 mos exp
Very-Large-Scale Integration (VLSI)Analog LayoutAnalog Circuit Design
GP

Gurumurthy Poojar

Lead Design Engineer

at Cadence

Bengaluru, India7 yrs 10 mos exp
standard cell characterizationmethodology engineeringmodelingSemiconductor Industry
Sandeep valavala

Sandeep valavala

Senior Engineer

at Synopsys Inc

India4 yrs 5 mos exp
Place & RoutePhysical Design
Hardik Rajvanshi

Hardik Rajvanshi

Sr AMS Layout Design Engineer

at Synopsys Inc

Noida, India5 yrs 6 mos exp
Analog LayoutComputer-Aided Design (CAD)Digital Layout
Panchajanya Mallekedi

Panchajanya Mallekedi

Senior Product Validation Engineer

at Synopsys Inc

Bangalore Urban, India3 yrs 6 mos exp
Product ValidationPhysical DesignField Application Engineering
NIDA FARUQUI

NIDA FARUQUI

Lead Design Engineer

at Cadence System Design and Analysis

Bengaluru, India8 yrs 3 mos exp
Library ValidationCharacterizationSPICE SimulationCharacterization ToolsPPA Analysis