Shweta Udgiri

Software Engineer

Bengaluru, Karnataka, India7 yrs 4 mos experience

Key Highlights

Expert in EDA tool development and FPGA design.
Strong background in static timing analysis and digital logic.
Proficient in multiple programming languages including C and Python.

Stackforce AI infers this person is a Semiconductor Engineer specializing in EDA tools and FPGA development.

Contact

Skills

Core Skills

Static Timing Analysis

Other Skills

Shell ScriptingMachine LearningTCLMultithreadingDigital LogicAlgorithmsAnalytical SkillsDebuggingRTL VerificationArtificial Intelligence (AI)Embedded SystemsC (Programming Language)Data StructuresC++Python (Programming Language)

Experience

7 yrs 4 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

Staff R&D Engineer

Jun 2021 – Present · 5 yrs · Bangalore

EDA tool development.

Static Timing Analysis

Sasken technologies limited

Engineer - IC Design

Jan 2019 – May 2021 · 2 yrs 4 mos · Bangalore, Karnataka, India

EDA - Backend Tool Development and FPGA AI accelerator , CNN.

Education

N.K. ORCHID COLLEGE OF ENGG. & TECH

Bachelor of Engineering — Electronics and telecommunications engineering

Jan 2013 – Jan 2017

WALCHAND COLLEGE OF ARTS AND SCIENCE ASHOK CHOWK SOLAPUR DIST-SOLAPUR

Associate of Science - AS — Electrical and Electronics

Jan 2011 – Jan 2013

Stackforce found 100+ more professionals with Static Timing Analysis

Explore similar profiles based on matching skills and experience

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Swayam Satya Rout

Memory Design Engineer

at Texas Instruments India

Bengaluru, India3 yrs 2 mos exp

Very-Large-Scale Integration (VLSI)Digital Electronics

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp

FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp

Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation

Gaurav Gupta

Senior R&D Manager

at Synopsys Inc

India14 yrs 6 mos exp

Circuit DesignVerificationSimulationLow Power Design

Navin Menon

FPGA Software Engineer

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp

Very-Large-Scale Integration (VLSI)FPGA Software Engineering

Deepak Nagaria

R&D Principal

at Synopsys Inc

Delhi, India12 yrs 10 mos exp

IP Verification