S

Sabir Basha

Software Engineer

Bengaluru, Karnataka, India5 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in RTL design and development for telecommunications.
  • Proficient in FPGA emulation and debugging techniques.
  • Strong foundation in microelectronics and VLSI design.
Stackforce AI infers this person is a Telecommunications and VLSI expert with strong FPGA and RTL design capabilities.

Contact

LinkedIn

Skills

Core Skills

Rtl Design

Other Skills

LTE Physical layerVerilogEmulationFPGADebuggingAMBA AHBPCIesimulationDPIwaveform debuggingnetlist debuggingSynthesisDVEZeBuVerdi

Experience

5 yrs 5 mos
Total Experience
2 yrs 8 mos
Average Tenure
4 yrs 6 mos
Current Experience

Synopsys inc

3 roles

Senior Applications Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos

Application Engineer 2

Promoted

Jun 2023 – Feb 2024 · 8 mos

Applications Engineer 1

Nov 2021 – May 2023 · 1 yr 6 mos

Mbit wireless private limited

Graduate Engineer Trainee

Apr 2021 – Oct 2021 · 6 mos · India

  • RTL Design and development of LTE Physical layer
RTL DesignLTE Physical layer

Integrated systems laboratory, ceg

Undergraduate Student Researcher

May 2019 – Apr 2020 · 11 mos · Anna University, Chennai

Education

Birla Institute of Technology and Science, Pilani

Master of Technology - MTech — Microelectronics

Jul 2024 – May 2026

College of Engineering, Guindy

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2017 – Jan 2021

DAV Higher Secondary School

HSC — Science

Jun 2015 – Jan 2017

Stackforce found 100+ more professionals with Rtl Design

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Lovleen Arora

Lovleen Arora

Principal Engineer, NAND SubSystem Device Engineering

at Western Digital

Bengaluru, India9 yrs exp
NAND Flash MemorySystem DesignProduct Development
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Nishant Gupta

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp
FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation
Navin Menon

Navin Menon

FPGA Software Engineer

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)FPGA Software Engineering