Lukman A R

Software Engineer

Bengaluru, Karnataka, India5 yrs experience
Highly Stable

Key Highlights

  • Passionate about digital logic design.
  • Experienced in ASIC digital design.
  • Strong foundation in electronics and communications.
Stackforce AI infers this person is a Digital Design Engineer with a focus on ASIC and VLSI technologies.

Contact

LinkedIn

Skills

Other Skills

Digital ElectronicsVery-Large-Scale Integration (VLSI)VerilogPython (Programming Language)Unix Shell ScriptingMatlabGNU OctaveDeep LearningMachine Learning

About

Passionate in Digital logic design. Just beginning the learning curve.

Experience

5 yrs
Total Experience
5 yrs
Average Tenure
5 yrs
Current Experience

Synopsys inc

4 roles

ASIC Digital Design Staff Engineer

Feb 2025 – Present · 1 yr 4 mos

ASIC Digital Design Sr Engineer

Promoted

Feb 2023 – Jan 2025 · 1 yr 11 mos

ASIC Digital Design Engineer

Aug 2021 – Jan 2023 · 1 yr 5 mos

Technical Intern

Mar 2021 – Jul 2021 · 4 mos

Education

B. M. S. College of Engineering

Bachelor of Engineering - BE

Jan 2017 – Jan 2021

MES PU College of Arts, Commerce and Science

PUC — PCMB

Jan 2015 – Jan 2017

Stackforce found 100+ more professionals with Digital Electronics & Very-Large-Scale Integration (VLSI)

Explore similar profiles based on matching skills and experience

VR

Vikram R D

Sr Staff Engineer, Solutions Engineering

at Synopsys Inc

Bangalore, India9 yrs exp
FPGA prototypingDDREmulationVerification
SS

Suvendu Saha

Staff Application Engineer

at Synopsys Inc

Faridabad, India15 yrs 8 mos exp
SystemVerilogFunctional Verification
CS

Chinna Baji Shaik

Subject Matter Expert

at Chegg Inc.

Ibrahimpatnam, India0 mo exp
C (Programming Language)
RG

Ritika Gore

ASIC Digital Design, Staff Engineer

at Synopsys Inc

Vancouver, Canada5 yrs 5 mos exp
AS

Anshuman Singh Bisht

Senior R&D Engineer

at Synopsys Inc

Chamoli, India3 yrs 10 mos exp
VerilogSystemVerilogAMBA CHI
PS

Preeti Suryavanshi

ASIC Digital Design Staff Engineer

at Synopsys Inc

India4 yrs 10 mos exp
Digital VLSI designIntegrated Circuit Design
AS

Abhijeet Sahu

Layout Design, Sr Engineer

at Synopsys Inc

Bengaluru, India6 yrs 10 mos exp
Standard cell Layout designPhysical Design
MA

Mohammad Arif

Product Validation Engineer II

at Cadence

Faridabad, India3 yrs 7 mos exp
VerilogSystemVerilog