A

Anshuman Singh Bisht

Software Engineer

Chamoli, Uttarakhand, India3 yrs 10 mos experience

Key Highlights

  • Experienced in VLSI and verification methodologies.
  • Strong leadership and teamwork capabilities.
  • Proficient in multiple programming languages.
Stackforce AI infers this person is a VLSI Engineer with expertise in verification methodologies and programming.

Contact

LinkedIn

Skills

Core Skills

VerilogSystemverilogAmba Chi

Other Skills

Functional CoverageUniversal Verification Methodology (UVM)Very-Large-Scale Integration (VLSI)CC++MATLABQuestaSimTeam WorkLeadershipCommunicationDigital designingObject-Oriented Programming (OOP)Digital MarketingSelf-confidence

Experience

3 yrs 10 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

2 roles

Senior R&D Engineer

Promoted

Feb 2025 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India

Functional CoverageAMBA CHIVerilogSystemVerilogUniversal Verification Methodology (UVM)Very-Large-Scale Integration (VLSI)+9

R&D Engineer, I

Jul 2022 – Jan 2025 · 2 yrs 6 mos · Bengaluru, Karnataka, India

AMBA CHIFunctional Coverage

Truechip solutions

Trainee

Jul 2021 – Jul 2022 · 1 yr · Noida, Uttar Pradesh, India

Education

B K Birla Institute of Engineering & Technology, Pilani

BTech - Bachelor of Technology — Electronics and Communication Engineering

Aug 2018 – Jun 2022

Jawahar Navodaya Vidyalaya - JNV

Intermediate — PCM

Jul 2016 – Mar 2018

Jawahar Navodaya Vidyalaya - JNV

High School

Apr 2014 – Mar 2016

Stackforce found 100+ more professionals with Verilog & Systemverilog

Explore similar profiles based on matching skills and experience

VR

Vikram R D

Sr Staff Engineer, Solutions Engineering

at Synopsys Inc

Bangalore, India9 yrs exp
FPGA prototypingDDREmulationVerification
SS

Suvendu Saha

Staff Application Engineer

at Synopsys Inc

Faridabad, India15 yrs 8 mos exp
SystemVerilogFunctional Verification
CS

Chinna Baji Shaik

Subject Matter Expert

at Chegg Inc.

Ibrahimpatnam, India0 mo exp
C (Programming Language)
RG

Ritika Gore

ASIC Digital Design, Staff Engineer

at Synopsys Inc

Vancouver, Canada5 yrs 5 mos exp
PS

Preeti Suryavanshi

ASIC Digital Design Staff Engineer

at Synopsys Inc

India4 yrs 10 mos exp
Digital VLSI designIntegrated Circuit Design
AS

Abhijeet Sahu

Layout Design, Sr Engineer

at Synopsys Inc

Bengaluru, India6 yrs 10 mos exp
Standard cell Layout designPhysical Design
AS

ABHISHEK SINGH

Lead Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Delhi, India5 yrs 8 mos exp
Formal Verification
AY

Ajay Yadav

R&D Engineering, Sr Engineer

at Synopsys Inc

Patna, India3 yrs 11 mos exp
Analog SemiconductorsVLSIEmbedded Mem