Avinash sahoo

Software Engineer

Shillong, Meghalaya, India4 yrs experience
Highly Stable

Key Highlights

  • Expert in ASIC digital design and VLSI.
  • Proficient in multiple simulation and design tools.
  • Strong educational background in VLSI and embedded systems.
Stackforce AI infers this person is a VLSI design engineer with expertise in ASIC development and simulation tools.

Contact

LinkedIn

Skills

Other Skills

Cadence Virtuoso Layout Editor8051 MicrocontrollerVery-Large-Scale Integration (VLSI)EngineeringAdvanced Design System (ADS)Xilinx VivadoPython (Programming Language)PSpiceVivadoMATLABSimulinkVerilogH-SpiceLTSpiceARM Cortex-M

Experience

4 yrs
Total Experience
4 yrs
Average Tenure
4 yrs
Current Experience

Synopsys inc

2 roles

ASIC Digital design Staff Engineer

Promoted

Feb 2025 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India

ASIC Digital design Sr Engineer

Jun 2022 – Feb 2025 · 2 yrs 8 mos · Bengaluru, Karnataka, India

Education

National Institute of Technology Meghalaya

mtech — vlsi and embedded systems

Jan 2020 – Jan 2022

central tool room training center

course — Industrial automation(plc)

Jan 2016 – Jan 2016

ITER bbsr

Bachelor of Technology - BTech — Electrical Engineering Technologies/Technicians

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Cadence Virtuoso Layout Editor & 8051 Microcontroller

Explore similar profiles based on matching skills and experience

AG

Ashwith Garlapati

RD Sr Engineer

at Synopsys Inc

Hyderabad, India2 yrs 10 mos exp
Fusion compilerLogic SynthesisSynopsys FormalityElectrical Engineering
NS

Nuka Sai Deepthi

Software Engineering, Engineer

at Synopsys Inc

Bengaluru, India3 yrs 4 mos exp
Digital DesignsSQLMachine Learning
PV

PARDHU VUDATHA

Engineer

at Qualcomm

Eluru, India4 yrs 5 mos exp
DFTCommunicationRobotics
CS

Chinna Baji Shaik

Subject Matter Expert

at Chegg Inc.

Ibrahimpatnam, India0 mo exp
C (Programming Language)
AS

Anshuman Singh Bisht

Senior R&D Engineer

at Synopsys Inc

Chamoli, India3 yrs 10 mos exp
VerilogSystemVerilogAMBA CHI
PS

Preeti Suryavanshi

ASIC Digital Design Staff Engineer

at Synopsys Inc

India4 yrs 10 mos exp
Digital VLSI designIntegrated Circuit Design
AY

Ajay Yadav

R&D Engineering, Sr Engineer

at Synopsys Inc

Patna, India3 yrs 11 mos exp
Analog SemiconductorsVLSIEmbedded Mem
VB

Vanshika Bhateja

Senior Application Engineer

at Synopsys Inc

New Delhi, India2 yrs 9 mos exp
Universal Verification Methodology (UVM)I3C