Jainendra Kumar Jha

Software Engineer

Bengaluru, Karnataka, India4 yrs experience

Highly Stable

Key Highlights

Expert in ASIC Digital Design methodologies.
Proficient in Synopsys tools for design verification.
Strong educational background in Microelectronics & VLSI.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC methodologies and Synopsys tools.

Contact

Skills

Core Skills

Asic Digital DesignSynopsys Fusion Compiler

Other Skills

Vc spyglassSynopsys Design CompilerVerilog

Experience

4 yrs

Total Experience

4 yrs

Average Tenure

4 yrs

Current Experience

Synopsys inc

2 roles

ASIC Digital Design Senior Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos · Bengaluru, Karnataka, India

Synopsys fusion compilerVc spyglassASIC Digital Design

ASIC Digital design Engineer II

Jun 2022 – Feb 2024 · 1 yr 8 mos · Bengaluru, Karnataka, India

Synopsys fusion compilerVc spyglassASIC Digital Design

Education

National Institute of Technology , Patna

Master of Technology - MTech — Microelectronics & VLSI design

Aug 2020 – May 2022

TIEIT, Bhopal

Bachelor of Engineering - BE

Jan 2016 – Jan 2020

Zila school Purnea

Intermediate

Jul 2013 – May 2015

Jawahar high school Ramnagar-Bela, Madhepura

10th

Jun 2012 – May 2013

Stackforce found 100+ more professionals with Asic Digital Design & Synopsys Fusion Compiler

Explore similar profiles based on matching skills and experience

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp

Functional VerificationFormal VerificationPerformance Analysis

Narendra Prasad

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 10 mos exp

Logic DesignASICSemiconductor Engineering

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp

Physical DesignASIC DesignStatic Timing Analysis

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp

Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits

Ashwith Garlapati

RD Sr Engineer

at Synopsys Inc

Hyderabad, India2 yrs 10 mos exp

Fusion compilerLogic SynthesisSynopsys FormalityElectrical Engineering

Nuka Sai Deepthi

Software Engineering, Engineer

at Synopsys Inc

Bengaluru, India3 yrs 4 mos exp

Digital DesignsSQLMachine Learning

Shreya Chaudhary

Intern (Technical Engineering)

at Synopsys Inc

Bengaluru, India0 mo exp

VLSI DesignCircuit Design

Ajay Yadav

R&D Engineering, Sr Engineer

at Synopsys Inc

Patna, India3 yrs 11 mos exp

Analog SemiconductorsVLSIEmbedded Mem