Mahammad Rafi Shaik

Software Engineer

Bengaluru, Karnataka, India5 yrs 5 mos experience

Key Highlights

Expert in ASIC digital design and verification.
Proficient in VLSI and SystemVerilog methodologies.
Strong leadership and teamwork capabilities.

Stackforce AI infers this person is a VLSI design engineer with expertise in ASIC development and verification.

Contact

Skills

Core Skills

VerilogVery-large-scale Integration (vlsi)

Other Skills

SystemVerilogDigital ElectronicsPerlC (Programming Language)C++LeadershipTeamworkManagementTCLStatic Timing AnalysisMicroprocessorsField-Programmable Gate Arrays (FPGA)PCIePCI-XXilinx Vivado

Experience

5 yrs 5 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

2 roles

ASIC Digital Design Staff Engineer

Promoted

Feb 2025 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India

VerilogVery-Large-Scale Integration (VLSI)SystemVerilogDigital ElectronicsPerlC (Programming Language)+36

ASIC Digital Design Sr Engineer

Jul 2022 – Feb 2025 · 2 yrs 7 mos · Bengaluru, Karnataka, India

Soctronics

2 roles

Engineer 1

Dec 2021 – Jul 2022 · 7 mos · Guntur, Andhra Pradesh, India

Internship Trainee

Dec 2020 – Nov 2021 · 11 mos · Guntur, Andhra Pradesh, India

Education

VEDA IIT, GUNTUR

Master of Science - MS — VLSI

Jan 2019 – Jan 2021

Lakireddy Bali Reddy College of Engineering(Autonomous)

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Verilog & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Ashwith Garlapati

RD Sr Engineer

at Synopsys Inc

Hyderabad, India2 yrs 10 mos exp

Fusion compilerLogic SynthesisSynopsys FormalityElectrical Engineering

Nuka Sai Deepthi

Software Engineering, Engineer

at Synopsys Inc

Bengaluru, India3 yrs 4 mos exp

Digital DesignsSQLMachine Learning

Mahesh G.

ASIC Digital Design Staff Engr.

at Synopsys Inc

Bengaluru, India8 yrs 7 mos exp

InteroperabilityVerdiApplication-Specific Integrated Circuits (ASIC)Ethernet

Abhishek Agrawal

ASIC Digital Design Senior Engineer

at Synopsys Inc

India7 yrs 7 mos exp

RTL DesignIoTMATLAB

Saurabh Payghan

Analog & Mixed Signal Verification Engineer

at Synopsys Inc

Pune, India3 yrs 1 mo exp

Analog & Mixed Signal VerificationDigital Circuit Design

Shreya Chaudhary

Intern (Technical Engineering)

at Synopsys Inc

Bengaluru, India0 mo exp

VLSI DesignCircuit Design

PARDHU VUDATHA

Engineer

at Qualcomm

Eluru, India4 yrs 5 mos exp

DFTCommunicationRobotics

Ashutosh Pathak

Assistant executive engineer (Elex)

at Oil and Natural Gas Corporation Ltd

Varanasi, India4 yrs 7 mos exp