Rohan Jakkannavar

Software Engineer

Karnataka, India5 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced in analog layout design at Texas Instruments.
  • Proficient in Cadence tools for IC layout.
  • Strong foundation in digital circuit design and embedded systems.
Stackforce AI infers this person is a skilled Analog Layout Engineer in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Ic LayoutAnalog Layout Engineering

Other Skills

Layout DesignCadence VirtuosoLayout Versus Schematic (LVS)Digital Circuit DesignEmbedded CVerilogData StructuresReal-Time Operating Systems (RTOS)Cadence Virtuoso Layout Editor

Experience

5 yrs 11 mos
Total Experience
5 yrs 11 mos
Average Tenure
5 yrs 11 mos
Current Experience

Texas instruments

2 roles

Analog Layout Engineer

Jul 2020 – Present · 5 yrs 11 mos · Bengaluru, Karnataka, India

Analog Layout EngineeringIC LayoutLayout DesignCadence VirtuosoLayout Versus Schematic (LVS)

Analog Layout Intern

Jan 2020 – Jun 2020 · 5 mos · Bengaluru, Karnataka, India

Education

KLE Technological University - Hubballi (India)

Bachelor of Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Ic Layout & Analog Layout Engineering

Explore similar profiles based on matching skills and experience

Ankit Kumar

Ankit Kumar

Hardware Design Engineer

at Bosch Global Software Technologies

Bengaluru, India5 yrs 9 mos exp
Hardware DesignElectronic Product DesignHardware Development
Raju .

Raju .

Analog Circuit Design Engineer

at Sasken Technologies Limited

India2 yrs 11 mos exp
Analog Circuit DesignMixed-Signal IC DesignDigital ElectronicsElectrical Engineering
keshav D.

keshav D.

Vertical head

at Scaledge Technology

Bengaluru, India19 yrs 2 mos exp
Analog Circuit DesignHigh Performance IO DesignHigh Speed Interface Design
MABI NADAF

MABI NADAF

Founder & Director

at Global Institute of Integrated Circuit Technology (GIICT) - VLSI Institute

Bengaluru, India10 yrs 7 mos exp
Analog Integrated Circuit DesignMixed-Signal IC Design
Gaurav Jain

Gaurav Jain

Senior Physical Design Engineer

at NextSilicon

Bengaluru, India15 yrs 2 mos exp
Power IntegritySOC SignoffVLSIPhysical VerificationStatic Timing Analysis
Shilpi Gupta

Shilpi Gupta

System Hardware Engineer II

at Microsoft

Hyderabad, India7 yrs 6 mos exp
System ValidationHardware Engineering
Prasath Vg

Prasath Vg

Senior Layout Engineer

at Qualcomm

Bengaluru, India9 yrs exp
Layout DesignVery-Large-Scale Integration (VLSI)
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis