Ajay Immadi

Software Engineer

India17 yrs 6 mos experience
Highly Stable

Key Highlights

  • Experienced in Static Timing Analysis at AMD.
  • Progressed through multiple engineering roles at Qualcomm.
  • Strong foundation in VLSI from Jawaharlal Nehru Technological University.
Stackforce AI infers this person is a Semiconductor Engineering Professional with expertise in VLSI design.

Contact

LinkedIn

Skills

Core Skills

Static Timing Analysis

Experience

17 yrs 6 mos
Total Experience
8 yrs 1 mo
Average Tenure
1 yr 3 mos
Current Experience

Amd

Senior Member of Technical Staff

Feb 2025 – Present · 1 yr 3 mos · Hyderabad, Telangana, India · On-site

Static Timing Analysis

Qualcomm

2 roles

Senior Staff Engineer

Dec 2024 – Feb 2025 · 2 mos · Hyderabad, Telangana, India

Staff Engineer

Dec 2020 – Nov 2024 · 3 yrs 11 mos · Hyderabad, Telangana, India

Soctronics

4 roles

Member of Technical Staff

Mar 2017 – Dec 2020 · 3 yrs 9 mos

Senior Physical Design Engineer

Promoted

Jan 2013 – Feb 2017 · 4 yrs 1 mo

Physical Design Engineer

Oct 2009 – Dec 2013 · 4 yrs 2 mos

Engineer Intern (MS in VLSI 2nd Year)

Aug 2008 – Oct 2009 · 1 yr 2 mos

Education

Jawaharlal Nehru Technological University (VEDA IIT)

MS — VLSI

Jan 2007 – Jan 2009

Jawaharlal Nehru Technological University (Sindhura college)

Bachelor of Technology - BTech

Jan 2003 – Jan 2007

Stackforce found 100+ more professionals with Static Timing Analysis

Explore similar profiles based on matching skills and experience

SN

Sham Naik

Technical Lead Physical Design Engineer

at Wipro

Bengaluru, India10 yrs exp
prasannakumar palla

prasannakumar palla

Principal Engineer

at Arm

Hyderabad, India18 yrs 6 mos exp
ASICPhysical Design
Mohit Ghandiyan

Mohit Ghandiyan

Senior Engineer

at MediaTek

Noida, India2 yrs 9 mos exp
Digital IC Design
Perugu Manoj Kumar

Perugu Manoj Kumar

Physical Design Engineer

at AMD

Visakhapatnam, India4 yrs 4 mos exp
Physical Design
SC

seshu charan

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India7 yrs 10 mos exp
Timing ClosureLogic Synthesis
RS

Rahul Sonawane

Engineering Manager

at Intel Corporation

Bengaluru, India24 yrs 10 mos exp
Integrated Circuit Design
VR

Vanjarapu Rajesh

Senior Design Engineer

at MediaTek

India4 yrs 11 mos exp
Physical Design
MR

Monica R

Staff Associate

at Samsung Semiconductor

Bengaluru, India6 yrs 7 mos exp
Physical DesignLow-power Design