Akanksha Joshi

Software Engineer

Bengaluru, Karnataka, India4 yrs 11 mos experience
Highly Stable

Key Highlights

  • Proficient in SystemVerilog and Data Analysis.
  • Experience with leading EDA tools like Synopsys and Cadence.
  • Strong foundation in VLSI Design from top institutions.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

SystemverilogData Analysis

Other Skills

TCLPython (Programming Language)Synopsys IC CompilerVerilogC++QuestaSimIntel Quartus PrimePandas (Software)Synopsys toolsCadencePERL scriptingModelSimSentaurus TCADSystem VerificationDFT

Experience

4 yrs 11 mos
Total Experience
4 yrs 11 mos
Average Tenure
4 yrs 11 mos
Current Experience

Intel corporation

2 roles

SoC Design Engineer

Jun 2021 – Present · 4 yrs 11 mos

TCLPython (Programming Language)SystemVerilogData AnalysisSynopsys IC CompilerVerilog+11

Graduate Technical Intern

Aug 2020 – May 2021 · 9 mos

Education

Vellore Institute of Technology, Vellore

Master of Technology - MTech — VLSI Design

Jan 2019 – Jan 2021

Jawaharlal Nehru Technological University, Hyderabad

Bachelor of Technology - B.Tech. — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

St. Mary's sr. sec. school, Rampur, UP

Science(PCM) and Comp. Science

Jan 2007 – Jan 2014

Stackforce found 100+ more professionals with Systemverilog & Data Analysis

Explore similar profiles based on matching skills and experience

Milin Parekh

Milin Parekh

Senior Silicon design engineer

at AMD

Bengaluru, India6 yrs 10 mos exp
System on a Chip (SoC)Universal Verification Methodology (UVM)
Sanskar Dethe

Sanskar Dethe

Analyst II (Reinsurance Solutions)

at Aon

Aurangabad, India5 yrs 6 mos exp
Vishwa Patel

Vishwa Patel

DFT Engineer

at MediaTek

Bengaluru, India5 yrs 3 mos exp
DFTUniversal Verification Methodology (UVM)
Anishkaa Balasubramaniam

Anishkaa Balasubramaniam

Hardware ASIC Engineer

at NVIDIA

Bengaluru, India4 yrs 9 mos exp
System on a Chip (SoC)LinuxBiomedical EngineeringPeople ManagementCommunication
Jatin Aery

Jatin Aery

SoC Design Engineer

at Intel Corporation

Bengaluru, India2 yrs exp
SoC Design
Shreya S

Shreya S

Silicon Design Engineer 2

at AMD

Bengaluru, India10 mos exp
Static Timing AnalysisPhysical Design
Siddamreddy Sudhakar Reddy

Siddamreddy Sudhakar Reddy

Design Verification Engineer

at MediaTek

Kurnool, India5 yrs 1 mo exp
Universal Verification Methodology (UVM)Digital ElectronicsSAP Business Warehouse (SAP BW)Advanced Business Application Programming (ABAP)
ST

Sanjay Tarihalli

Intern

at Synopsys Inc

Bengaluru, India3 mos exp
C (Programming Language)Verilog