Amit Ranjan

Software Engineer

Nalanda, Bihar, India8 yrs 10 mos experience
Highly Stable

Key Highlights

  • 5 years of experience in hardware board design.
  • Expert in high-speed digital design and validation.
  • Proficient in using advanced design tools and test equipment.
Stackforce AI infers this person is a Hardware Design Engineer with expertise in telecommunications and high-speed digital systems.

Contact

LinkedIn

Skills

Core Skills

Hardware EngineeringElectronics Hardware Design

Other Skills

Requirements AnalysisDesign ReviewHardware DevelopmentElectronic HardwareCircuit DesignVerilogDebuggingHigh-speed Digital DesignDesign verification testingHigh speed board designField-Programmable Gate Arrays (FPGA)DxDesignerSchematic CaptureBoard Development

About

5 years of experience in Hardware Board design of GPON (OLT) product. My role includes requirement analysis, Schematic design, component symbol design, Design documentation, Power budget calculation, Layout Review, proto board bring up, HW validation and it's results documentation. Hands-on experience in Dx-designer, cadence Allegro tool, PLM tool, BOM management and optimization. Hands-on experience in using test equipment like multimeter, oscilloscopes, power supplies, traffic tester etc.

Experience

8 yrs 10 mos
Total Experience
8 yrs 10 mos
Average Tenure
8 yrs 10 mos
Current Experience

Tejas networks

2 roles

Senior Research And Development Engineer

Promoted

Apr 2021 – Present · 5 yrs 2 mos

Hardware EngineeringRequirements AnalysisDesign ReviewElectronics Hardware DesignHardware DevelopmentElectronic Hardware+10

Research And Development Engineer

Aug 2017 – Apr 2021 · 3 yrs 8 mos

Education

National Institute of Technology, Tiruchirappalli

Master of Technology - MTech — COMMUNICATION SYSTEMS

Jan 2015 – Jan 2017

DAV Public School, Hehal

Jan 2007 – Jan 2009

Stackforce found 100+ more professionals with Hardware Engineering & Electronics Hardware Design

Explore similar profiles based on matching skills and experience

Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Vikas Kumar

Vikas Kumar

Sr. Technical Leader

at Nile

Bengaluru, India21 yrs 3 mos exp
Hardware Project ManagementHigh Speed Board DesignProject ManagementSystem ArchitectureElectronics Hardware Design
Abhijeet Shahapurkar

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp
Digital IC DesignPhysical Design
SP

Sandeep Prabhakaran

Verification Engineer

at NVIDIA

Sunnyvale, United States2 yrs exp
Verification and Validation (V&V)UVM
Jitendra Puri

Jitendra Puri

R&D Group Director

at Synopsys Inc

West Delhi, India31 yrs 11 mos exp
ASICFunctional VerificationVerification IPSystemVerilogPCI-X
Rojan Karn

Rojan Karn

Senior Firmware Engineer, Pre-Silicon Emulation

at NVIDIA

San Francisco, United States2 yrs 1 mo exp
Hardware EmulationFunctional VerificationPython (Programming Language)Hardware TestingDigital Circuit Design
Tarun Gupta

Tarun Gupta

Associate Staff Engineer, DFT

at Samsung Semiconductor

Bengaluru, India7 yrs 8 mos exp
ASIC DFTDFT