Anindya Sundar Dhar

Software Engineer

Bengaluru, Karnataka, India4 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in SoC functional validation and hardware emulation.
  • Strong background in VLSI design and embedded systems.
  • Proficient in debugging and test planning methodologies.
Stackforce AI infers this person is a VLSI and Hardware Emulation Specialist with a focus on SoC validation.

Contact

LinkedIn

Skills

Core Skills

Test PlanningHardware Emulation

Other Skills

DebuggingScriptingComputer ArchitectureElectronicsCommunicationVery-Large-Scale Integration (VLSI)LinuxVerilogSPICEC++BashC (Programming Language)

About

To be associated with a progressive organization that would foster my creativity and give me the opportunity to add value to the organization by sharing my technical and collaborative skills.

Experience

4 yrs 10 mos
Total Experience
4 yrs 10 mos
Average Tenure
4 yrs 10 mos
Current Experience

Intel corporation

4 roles

SoC Functional Validation Engineer

Promoted

Nov 2023 – Present · 2 yrs 6 mos

SoC Design Engineer

Mar 2023 – Nov 2023 · 8 mos

Test PlanningDebuggingScriptingHardware EmulationComputer Architecture

System Validation Engineer

Jul 2021 – Mar 2023 · 1 yr 8 mos

Test PlanningDebuggingScriptingHardware EmulationComputer Architecture

Graduate Technical Intern

Jul 2020 – Jul 2021 · 1 yr

Hardware Emulation

Education

National Institute of Technology Rourkela

Master of Technology - MTech — VLSI Design & Embedded Systems

Aug 2019 – Jun 2021

National Institute of Technology Jamshedpur

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Jodhpur Park Boys'​ School

Jun 2010 – May 2012

Nava Nalanda

Mar 2001 – May 2010

Stackforce found 100+ more professionals with Test Planning & Hardware Emulation

Explore similar profiles based on matching skills and experience

Satish Shet

Satish Shet

R & D Engineer - IC Design

at Broadcom Limited

Bengaluru, India22 yrs 3 mos exp
Silicon ValidationTechnical LeadershipBoard Bring-up
Mayuresh Wani

Mayuresh Wani

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 3 mos exp
Device DriversKernel Drivers
Vimal Narayanan

Vimal Narayanan

Director of Embedded SW (Arch & Eng)

at AMD

Bengaluru, India19 yrs 2 mos exp
System ArchitectureFirmwareSecurityPower ManagementBios
Aswin T R

Aswin T R

FPGA Prototyping Intern

at Intel Corporation

Coimbatore, India1 yr 6 mos exp
FPGA prototypingRTL Design
Ritesh Kumar Tiwari

Ritesh Kumar Tiwari

Verification Engineer 2 ( Emulation Engineer )

at Cadence Design Systems

Allahabad, India4 yrs exp
Abhishek Mishra

Abhishek Mishra

Staff Engineer

at Arm

Noida, India12 yrs 9 mos exp
Silicon ValidationDebug & Trace Subsystem ValidationSoC ValidationPre/Post Silicon Validation
Ravi Teja

Ravi Teja

Senior SoC Validation Engineer

at Amazon

Bengaluru, India9 yrs 9 mos exp
Pre & Post Silicon ValidationLeadershipSoC Design VerificationSystem Validation
Krishna chetan T S

Krishna chetan T S

Senior Software Engineer

at Arm

Bengaluru, India13 yrs 3 mos exp
Quality EngineeringSoftware Testing