Chetan K.

Software Engineer

Hyderabad, Telangana, India3 yrs 8 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI design with extensive industry experience.
  • Proficient in multiple programming languages including C++ and Python.
  • Strong leadership skills demonstrated through team management.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor design and development.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Silicon DesignPhysical Design

Other Skills

TCLVerilogElectronics Hardware DesignAnalog Circuit DesignEngineeringData StructuresPrinted Circuit Board (PCB) DesignSponsorshipC (Programming Language)Python (Programming Language)C++Team LeadershipVolunteer ManagementDigital Circuit DesignEagle PCB

About

VLSI Design Engineer

Experience

3 yrs 8 mos
Total Experience
3 yrs 8 mos
Average Tenure
3 yrs 8 mos
Current Experience

Amd

2 roles

Sr. Silicon Design Engineer

Apr 2025 – Present · 1 yr 1 mo · Hyderabad, Telangana, India

Very-Large-Scale Integration (VLSI)Silicon Design

Silicon Design Engineer 2

Sep 2022 – Apr 2025 · 2 yrs 7 mos · Hyderabad, Telangana, India

Very-Large-Scale Integration (VLSI)Silicon Design

Intel corporation

Physical Design Engineer

Jul 2022 – Sep 2022 · 2 mos · Banglore

Physical DesignSilicon Design

Nvidia

Physical Design Engineer

Jul 2021 – Jul 2022 · 1 yr · Banglore

Physical DesignSilicon Design

Education

National Institute of Technology Calicut

M.Tech — Microelectronics and VLSI design

Jan 2020 – Jan 2022

Walchand College of Engineering (Government Autonomous institute)sanglli

Bachelor of Technology — Electronic

Jan 2014 – Jan 2018

Dayanand Science College, Latur

12 Science

Jan 2013 – Jan 2014

Sainiki School

SSC

Jan 2011 – Jan 2012

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Silicon Design

Explore similar profiles based on matching skills and experience

himaja somesula

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Jyothi Leelavathi

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp
Static Timing AnalysisLogic Synthesis
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp
Physical Design
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 5 mos exp
ASICEmbedded SystemsVLSI