Harinath Reddy

Software Engineer

Bengaluru, Karnataka, India3 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expertise in DFT methodologies and ASIC design.
  • Proficient in industry-standard tools like Synopsys and Tessent.
  • Strong foundation in VLSI design and embedded systems.
Stackforce AI infers this person is a DFT Engineer specializing in ASIC design and verification.

Contact

harinathreddykothinti@gmail.comLinkedIn

Skills

Core Skills

DftAsic

Other Skills

Synopsis TetraMaxSynopsys PrimetimeQuality ChecksYield improvementTessent-ATPGSpyglassPost silicon debugPLL programming & OCC VerificationIEEE 1500Coverage analysis and improvementATPG and Verification at full chip levelNo-timing & SDF based simulationsIEEE 1149.1 (JTAG) & IEEE 1687 (IJTAG) ProtocolsScan synthesis and scan-chain analysis/stitchingVHDL

Experience

3 yrs 10 mos
Total Experience
3 yrs 10 mos
Average Tenure
3 yrs 10 mos
Current Experience

Mediatek

2 roles

Senior DFT Engineer

Jul 2023 – Present · 2 yrs 10 mos · Bengaluru, Karnataka, India

Synopsis TetraMaxSynopsys PrimetimeDFTASIC

DFT Intern

Jul 2022 – Jul 2023 · 1 yr · Bengaluru, Karnataka, India

Electronics corporation of india limited (ecil), department of atomic energy, government of india.

Intern

May 2018 – Jun 2018 · 1 mo · Hyderabad, Telangana, India

Education

Maulana Azad National Institute of Technology

Master of Technology - MTech — VLSI Design and Embedded System

Jan 2021 – Jan 2023

TKR College of Engineering and Technology

Bachelor of Technology - BTech — ECE

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Dft & Asic

Explore similar profiles based on matching skills and experience

Vipul Lengade

Vipul Lengade

Principal Engineer

at Synopsys Inc

Bangalore Rural, India12 yrs 3 mos exp
Vineet Srivastava

Vineet Srivastava

Product Development Engineer

at Intel Corporation

Bengaluru, India25 yrs 6 mos exp
Richa Garg

Richa Garg

Principal Engineer

at Marvell Technology

Bengaluru, India18 yrs 3 mos exp
Functional VerificationSoC
DG

Deepak Garg

Department Head: Physical Design & Signoff

at L&T Semiconductor Technologies

Bengaluru, India24 yrs 5 mos exp
ASIC Design & ImplementationSOC SignOff TASOC integration
Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
Prem Kumar T

Prem Kumar T

Staff Engineer

at Qualcomm

Cork, Ireland10 yrs 7 mos exp
Gopu Kannappan

Gopu Kannappan

Principal Engineer

at Infineon Technologies

Bengaluru, India20 yrs 6 mos exp
Test EngineeringSemiconductors
Vikramadithya M.

Vikramadithya M.

Sr. Manager Engineering

at AMD

Bengaluru, India5 yrs 4 mos exp
DFTVLSI