Chandrashekaraiah V

Software Engineer

Bengaluru, Karnataka, India16 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior SoC Design Engineer with extensive VLSI expertise.
  • Proficient in Physical Design and Timing Closure.
  • Awarded Excellence certificate for tool performance validation.
Stackforce AI infers this person is a VLSI Design Engineer with a focus on Physical Design and Timing Analysis.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

Static Timing AnalysisVLSISystemVerilogVerilogVHDLPerlDFTASICTimingFunctional VerificationEDATesting

Experience

16 yrs 8 mos
Total Experience
2 yrs 9 mos
Average Tenure
7 yrs 4 mos
Current Experience

Intel corporation

Senior SoC Design Engineer

Dec 2018 – Present · 7 yrs 4 mos · Bangalore

Physical DesignTiming ClosureStatic Timing AnalysisVLSISystemVerilogVerilog+8

Mediatek

Staff Engineer

Aug 2017 – Dec 2018 · 1 yr 4 mos · Bangalore

Maxim integrated

MTS

Aug 2014 – Aug 2017 · 3 yrs · Bengaluru Area, India

C2sis

Project Engineer

Aug 2011 – Aug 2014 · 3 yrs

  • Specializing about Floorplaning , Place and Route , Static & Dynamic IR Drop analysis , Flow and methadology creation for the Place and Route , IR drop analysis, Chip and Block level DRC and LVS cleaning .

Wipro technologies

Physical design Engineer

Aug 2010 – Aug 2011 · 1 yr

  • Block level Netlist to GDSii , from Synthesis to Floorplan, Place and Route , Physical Verificatio [DRC/LVS] , IR drop analysis.

Synopsys

Associate CAE

Jun 2009 – Jun 2010 · 1 yr

  • My responsibilty is testing the tool performance.
  • Did Physical design for few blocks and analysed timing .
  • Participated in 2010 release validation of ICC,PT,DC tools.
  • Got Excellance certificate award from IG Group.

Education

RV - VLSI Design Center

Advanced Diploma — ASIC Design

Jan 2008 – Jan 2009

R.V VLSI Design Center

AdvancedDiploma in ASIC Design — Appliocation Specific Integrated Circuits and Custom Flows

Jan 2007 – Jan 2008

The Oxford College ofEngineering

B.E — Electronics and Communication

V.T.U

BE — Electronics & Communication

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 9 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 2 mos exp
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 9 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)