Hemant Kumar

Software Engineer

Bengaluru, Karnataka, India6 yrs 11 mos experience
Highly Stable

Key Highlights

  • Expert in validating silicon for complex SoCs.
  • Proficient in PCIe technology and system-level emulation.
  • Skilled in developing automated validation flows.
Stackforce AI infers this person is a System Validation Engineer specializing in semiconductor technology and validation processes.

Contact

LinkedIn

Skills

Core Skills

System On A Chip (soc)Pcie

Other Skills

ATMegaArduinoBig DataCC#C++Cascading Style Sheets (CSS)Customer ServiceDjangoGNU OctaveGitGlobal Positioning System (GPS)HTMLJTAGJavaScript

About

I’m a System Validation Engineer with hands-on experience in validating silicon and writing test plans for complex SoCs in pre-silicon and post-silicon environment. I have expertise in PCIe, system-level emulation, and debugging tools like oscilloscopes and protocol analyzers.

Experience

6 yrs 11 mos
Total Experience
6 yrs 11 mos
Average Tenure
6 yrs 11 mos
Current Experience

Intel corporation

System Validation Engineer

Jul 2019 – Present · 6 yrs 11 mos · Bengaluru Area, India

  • Owned E2E validation for a PCIe based technology
  • Developed C++ based test content and automated validation flows using Python
  • Tools used: Oscilloscopes, Logic Analyzers, JTAG
System on a Chip (SoC)PCIeC++PythonOscilloscopesLogic Analyzers+1

Greendzine technologies

Intern

May 2017 – Jul 2017 · 2 mos · Karnataka, India

  • Worked on embedded systems

Education

Indian Institute of Technology, Kanpur

Master of Technology - MTech — Electrical and Electronics Engineering

Jan 2018 – Jan 2019

Indian Institute of Technology, Kanpur

Bachelor of Technology (B.Tech.) — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with System On A Chip (soc) & Pcie

Explore similar profiles based on matching skills and experience

Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Vrajesh Rojivadiya

Vrajesh Rojivadiya

ASIC Digital Design Verification, Staff Engineer

at Synopsys Inc

Bengaluru, India5 yrs 7 mos exp
Application-Specific Integrated Circuits (ASIC)Universal Verification Methodology (UVM)RTL Verification
Sribin Kr

Sribin Kr

Technical Lead

at Happiest Minds Technologies

Bengaluru, India9 yrs 11 mos exp
High Speed Interfaces
Praveen Sutagatti

Praveen Sutagatti

Lead Layout Engineer

at Texas Instruments India

Bangalore Urban, India8 yrs 11 mos exp
Analog CircuitsAnalog Semiconductors
AK

Anandu K.

Senior Engineer

at Qualcomm

Hyderabad, India6 yrs 8 mos exp
C (Programming Language)Linux KernelDevice DriversEmbedded Systems
harish narisetty7

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp
Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits
MADDALI YASWANTH

MADDALI YASWANTH

Senior Hardware Engineer

at Imagination Technologies

Hyderabad, India3 yrs exp
ASIC VerificationSoC DesignProtocol Compliance