Ineshi Manapperuma

Software Engineer

Kandy, Central Province, Sri Lanka7 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Proven record of customer satisfaction.
  • Expertise in static domain verification tools.
  • Strong leadership and project management skills.
Stackforce AI infers this person is a skilled electronics engineer specializing in ASIC verification and project management.

Contact

LinkedIn

Skills

Core Skills

Static Domain VerificationVerilog

Other Skills

ManagementLeadershipAgile learningPython (Programming Language)SystemVerilogApplication-Specific Integrated Circuits (ASIC)Microsoft OfficeCustomer ServiceResearchProject Management

About

Experienced electronics engineer with a proven record of customer satisfaction and successful project completions through the qualification of static verification tools for digital designs. Adept at thriving independently or collaborating within professional engineering teams.

Experience

7 yrs 8 mos
Total Experience
2 yrs 6 mos
Average Tenure
7 yrs 2 mos
Current Experience

Synopsys inc

4 roles

Staff Application Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos

Senior Application Engineer

Promoted

Jan 2024 – Feb 2024 · 1 mo

ManagementLeadershipVerilogStatic domain verificationAgile learningPython (Programming Language)+1

Application Engineer II

Mar 2020 – Jan 2024 · 3 yrs 10 mos

VerilogStatic domain verificationSystemVerilog

Application Engineer I

Mar 2019 – Mar 2020 · 1 yr

  • Customer support application engineer for static domain verification products offered by Synopsys for Lint and CDC
  • System verilog /Verilog
  • custom methodologies
VerilogStatic domain verificationApplication-Specific Integrated Circuits (ASIC)SystemVerilog

Huawei technologies

Engineering Trainee

Oct 2017 – Jan 2018 · 3 mos · colombo

  • worked as a Data com Engineer
  • experienced in router configs

Sri lanka telecom

Engineering Trainee

Oct 2016 – Jan 2017 · 3 mos · kandy

  • CDMA/ fiber network
  • Router config

Education

University of Peradeniya

Bachelor of science in engineering — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Static Domain Verification & Verilog

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Khullar, Navneet

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization