L

Luy Tran Thanh

Software Engineer

Ho Chi Minh City, Vietnam3 yrs 3 mos experience
Highly Stable

Key Highlights

  • Strong foundation in IC design flow.
  • Hands-on experience with ASIC physical design.
  • Proficient in multiple programming languages.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and IC design.

Contact

LinkedIn

Skills

Core Skills

Asic Design Flow

Other Skills

UnixTcl-TkSemiconductor IndustryVerilogRTL CodingElectronicsCascading Style Sheets (CSS)HTMLPython (Programming Language)C++TCLVimAwkCentOSResearch

About

I'm studying at the University of Technology and Education HCM. With my interest in the semiconductor industry, i follow the IC design major at university. I have experience in each part of IC design flow: RTL, synthesis, STA, DFT, and full chip implementation. Besides that good knowledge of electronics and an inquisitive spirit are my strength.

Experience

3 yrs 3 mos
Total Experience
3 yrs 3 mos
Average Tenure
3 yrs 3 mos
Current Experience

Synopsys inc

4 roles

Senior Physical Design Engineer

Promoted

May 2026 – Present · 1 mo

Physical Design Engineer

May 2023 – Apr 2026 · 2 yrs 11 mos

Physical Design Intern

Promoted

Oct 2022 – Apr 2023 · 6 mos

Intensive training program

May 2022 – Aug 2022 · 3 mos · Ho Chi Minh City, Vietnam

  • Becoming a student in an Intensive Training Program of Synopsys company.
UnixASIC Design Flow

Education

HCMC University of Technology and Engineering

Bachelor's degree — Computer Engineering

Jul 2019 – Jun 2023

Stackforce found 100+ more professionals with Asic Design Flow

Explore similar profiles based on matching skills and experience

ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification
Subrata Roy

Subrata Roy

Director

at NVIDIA

Bengaluru, India25 yrs 1 mo exp
EDADFTC++HDLFPGA
Thomas Varga

Thomas Varga

Sr Mgr, R&D, Solutions Group

at Synopsys Inc

Baltimore, United States38 yrs 2 mos exp
Tool Flow DevelopmentAgile Program ManagementAutomationBuild SystemsFlow Automation
SA

Serob Avetisyan

Physical Design engineer

at Synopsys Inc

Yerevan, Armenia6 yrs 5 mos exp
Physical DesignAnalog Circuit Design
OM

Onkar Sanjay Mane

Engineer

at Qualcomm

Bengaluru, India1 yr 1 mo exp
Physical DesignStatic Timing AnalysisRTL to GDSIILow Power DesignEmbedded Systems
LG

Lalit Gangwar

DFT Engineer

at Tecquire Solutions Pvt Ltd

India3 yrs 2 mos exp
Design for Test (DFT)Automatic Test Pattern Generation (ATPG)Debug Analysis
RY

Rituraj yadav

Sr physical design engineer

at Digicomm Semiconductor

Noida, India6 yrs exp
Physical DesignStatic Timing AnalysisFloor Planning