M

Maithili Phatak

Software Engineer

Indore, Madhya Pradesh, India5 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Engineer with expertise in VLSI and STA.
  • Hands-on experience in ASIC and low-power design.
  • Strong foundation in embedded systems from BITS Pilani.
Stackforce AI infers this person is a VLSI and ASIC specialist with a focus on embedded systems.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Static Timing Analysis

Other Skills

Application-Specific Integrated Circuits (ASIC)Low-power DesignLogic SynthesisMicrosoft WordMicrosoft PowerPointC (Programming Language)EnglishVerilog

Experience

5 yrs 6 mos
Total Experience
3 yrs 5 mos
Average Tenure
3 yrs 11 mos
Current Experience

Mediatek

2 roles

Senior Synthesis and STA Engineer

Jul 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India

Very-Large-Scale Integration (VLSI)Static Timing Analysis

Synthesis and STA Intern

Jan 2022 – Jun 2022 · 5 mos · Bengaluru, Karnataka, India

Bits pilani, hyderabad campus

Teaching Assistant

Dec 2020 – Dec 2023 · 3 yrs · Hyderabad, Telangana, India

Education

BITS Pilani, Hyderabad Campus

Master of Engineering - MEng — Embedded Systems

Jan 2020 – Jan 2022

MEDICAPS INSTITUTE OF TECHNO MANAGEMENT, INDORE

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2015 – Jan 2019

Choithram School

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Static Timing Analysis

Explore similar profiles based on matching skills and experience

DA

Dheeraj Anand

Senior Manager Silicon Design Engineering

at AMD

Bengaluru, India20 yrs 7 mos exp
VLSIPhysical Design
Abhishek Lakhatariya

Abhishek Lakhatariya

ASIC Physical Design Engineer

at Google

Bengaluru, India8 yrs 3 mos exp
Physical Design
Prakash Hadimani

Prakash Hadimani

Physical Design Engineer I

at SignOff Semiconductors

Bengaluru, India3 yrs 9 mos exp
Physical VerificationPlace & Route
Dharmendar Chintalapudi

Dharmendar Chintalapudi

Staff Engineer

at Arm

Kota, India12 yrs exp
EDAPhysical Design
Sasidhar Reddy Marella

Sasidhar Reddy Marella

Physical Design Engineer

at MosChip®

Bengaluru, India3 yrs 7 mos exp
Physical DesignLow-power Design
VP

Ved Prakash

Associate Director

at Samsung India

Bangalore, India21 yrs 10 mos exp
VLSIASIC
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 4 mos exp
SoC DesignASIC Design
PM

Panguru Madhu

R&D IC Design Engineer

at Broadcom Inc.

Bengaluru, India8 yrs 9 mos exp